# Compiler Optimisation

Instruction Scheduling

Hugh Leather
IF 1.18a
hleather@inf.ed.ac.uk

Institute for Computing Systems Architecture School of Informatics University of Edinburgh

2019

#### Introduction

#### This lecture:

- Scheduling to hide latency and exploit ILP
- Dependence graph
- Local list Scheduling + priorities
- Forward versus backward scheduling
- Software pipelining of loops

#### Latency, functional units, and ILP

- Instructions take clock cycles to execute (latency)
- Modern machines issue several operations per cycle
- Cannot use results until ready, can do something else
- Execution time is order-dependent
- Latencies not always constant (cache, early exit, etc)

Operation	Cycles
load, store	3
load ∉ cache	100s
loadI, add, shift	1
mult	2
div	40
branch	0 – 8

## Machine types

- In order
  - Deep pipelining allows multiple instructions
- Superscalar
  - Multiple functional units, can issue > 1 instruction
- Out of order
  - Large window of instructions can be reordered dynamically
- VLIW
  - Compiler statically allocates to FUs

nple schedule <sup>1</sup> a	:= 2*a*b*	с	
Cycle	Operation	IS	Operands waiting
loadAI	$r_{arp}$ , $@a$	$\Rightarrow r_1$	
add	$r_1, r_1$		
loadAI	$r_{arp}$ , @ $b$	$\Rightarrow r_2$	
mult	$r_1, r_2$	$\Rightarrow r_1$	
loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	
mult	$r_1, r_2$	$\Rightarrow r_1$	
storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
Done			

<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1



Simple schedule <sup>1</sup>	a	:= 2*a*b*0	2	
Cycle		Operation	IS	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				$r_1$
	add	$r_1, r_1$	$\Rightarrow r_1$	
	loadAI	$r_{arp}, @b$	$\Rightarrow r_2$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done			



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

Simple schedule <sup>1</sup>	a :	= 2*a*b*c	:	
Cycle		Operation	IS	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				$r_1$
4	add	$r_1, r_1$		$r_1$
	loadAI	$r_{arp}, @b$	$\Rightarrow r_2$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done			



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

iple schedule <sup>1</sup>	a :	= 2*a*b*c		
Cycle		Operation	ıs	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				r <sub>1</sub>
4	add	$r_1, r_1$	$\Rightarrow r_1$	r <sub>1</sub>
5	loadAI	$r_{arp}$ , $@b$	$\Rightarrow r_2$	$r_2$
6				$r_2$
7				r <sub>2</sub>
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	
	mult			
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done		•	



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

Simple schedule <sup>1</sup>	a :=	= 2*a*b*c		
Cycle		Operation	ıs	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				$r_1$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1$
5	loadAI	$r_{arp}, @b$		$r_2$
6		•		<i>r</i> <sub>2</sub>
7				r <sub>2</sub>
8	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
9	Next	op does no	ot use $r_1$	$r_1$
	loadAI	$r_{arp}, @c$	$\Rightarrow r_2$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
			$\Rightarrow r_{arp}, @a$	
	Done		,	



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

Simple schedule <sup>1</sup>	a :=	= 2*a*b*c		
Cycle		Operation	ıs	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				$r_1$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1$
5	loadAI	$r_{arp}, @b$		$r_2$
6				r <sub>2</sub>
6 7				r <sub>2</sub>
8	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
9		$r_{arp}$ , @c		$r_1, r_2$
10			-	r <sub>2</sub>
11				r <sub>2</sub>
	mult	$r_1, r_2$	$\Rightarrow r_1$	-
			$\Rightarrow r_{arp}, @a$	
	Done	1	. up,	



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

Simple schedule <sup>1</sup>	a :=	2*a*b*c		
Cycle		Operation	ıs	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				$r_1$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1$
5	loadAI	$r_{arp}$ , @b	$\Rightarrow r_2$	$r_2$
6		·		$r_2$
7				r <sub>2</sub>
8	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
9	loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	$r_1, r_2$
10		·		$r_2$
11				r <sub>2</sub>
12	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
13				$r_1$
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done		, .	

<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1



Simple schedule <sup>1</sup>	a :=	2*a*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2				$r_1$
3				r <sub>1</sub>
4	add	$r_1, r_1$		r <sub>1</sub>
5	loadAI	$r_{arp}, @b$	$\Rightarrow r_2$	<i>r</i> <sub>2</sub>
6				$r_2$
7				r <sub>2</sub>
8	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
9	loadAI	$r_{arp}$ , @c	$\Rightarrow r_2$	$r_1, r_2$
10				<i>r</i> <sub>2</sub>
11				r <sub>2</sub>
12	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$
13				r <sub>1</sub>
14	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	store to complete
15				store to complete
16				store to complete
	Done			



<sup>&</sup>lt;sup>1</sup>loads/stores 3 cycles, mults 2, adds 1

chedule loads early <sup>2</sup> a := 2*a*b		ı*b*c	
Cycle	Operation	ıs	Operands waiting
loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	
loadAI	$r_{arp}$ , @b	$\Rightarrow r_2$	
loadAI	$r_{arp}$ , $@c$	$\Rightarrow r_3$	
add	$r_1, r_1$	$\Rightarrow r_1$	
mult	$r_1, r_2$	$\Rightarrow r_1$	
mult	$r_1, r_2$		
storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
Done			

<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1



chedule loads early <sup>2</sup> a := 2*a*b:		.*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	$r_{arp}$ , $@a$	$\Rightarrow r_1$	$r_1$
	loadAI	$r_{arp}$ , @ $b$	$\Rightarrow r_2$	
	loadAI	$r_{arp}$ , @c	$\Rightarrow r_3$	
	add	$r_1, r_1$	$\Rightarrow r_1$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	mult	$r_1, r_3$	$\Rightarrow r_1$	
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done			

<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1



Schedule loads e	e loads early <sup>2</sup> a := 2*a*b		*b*c	
Cycle	Cycle		IS	Operands waiting
1	loadAI	$r_{arp}$ , $@a$	$\Rightarrow r_1$	$r_1$
2		$r_{arp}$ , @ $b$		$r_1, r_2$
	loadAI	$r_{arp}$ , @c	$\Rightarrow r_3$	
	add	$r_1, r_1$	$\Rightarrow r_1$	
	mult	$r_1, r_2$	$\Rightarrow r_1$	
	mult	$r_1, r_3$	$\Rightarrow r_1$	
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done			

<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1



Schedule loads early <sup>2</sup>		a := 2*a*b*c			
Cycle		Operation	IS	Operands waiting	
1	loadAI	r <sub>arp</sub> , @a		$r_1$	
2	loadAI	$r_{arp}, @b$	$\Rightarrow r_2$	$r_1, r_2$	
3	loadAI	$r_{arp}, @c$	$\Rightarrow r_3$	$r_1, r_2, r_3$	
	add	$r_1, r_1$	$\Rightarrow r_1$		
	mult	$r_1, r_2$	$\Rightarrow r_1$		
	mult	$r_1, r_3$	$\Rightarrow r_1$		
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$		
	Done				

<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1



Schedule loads early <sup>2</sup>		a := 2*a*b*c			
Cycle	Operations		ıs	Operands waiting	
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$	
2	loadAI	$r_{arp}, @b$	$\Rightarrow r_2$	$r_1, r_2$	
3	loadAI	$r_{arp}, @c$	$\Rightarrow r_3$	$r_1, r_2, r_3$	
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1, r_2, r_3$	
	mult	$r_1, r_2$	$\Rightarrow r_1$		
	mult	$r_1, r_3$	$\Rightarrow r_1$		
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$		
	Done				

<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1



hedule loads ea	ırly <sup>2</sup>	a := 2*a*	b*c	
Cycle	Operations			Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2	loadAI	$r_{arp}$ , @b	$\Rightarrow r_2$	$r_1, r_2$
3	loadAI	$r_{arp}$ , @c	$\Rightarrow r_3$	$r_1, r_2, r_3$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1, r_2, r_3$
5	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$ , $r_3$
6				r <sub>1</sub>
	mult	$r_1, r_3$	$\Rightarrow r_1$	
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done		•	



<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1

lule loads ea	rly <sup>2</sup> a	a := 2*a*h	o*c	
Cycle	Operations			Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	$r_1$
2	loadAI	$r_{arp}$ , @b	$\Rightarrow r_2$	$r_1, r_2$
3	loadAI	$r_{arp}$ , $@c$	$\Rightarrow r_3$	$r_1, r_2, r_3$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1, r_2, r_3$
5	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$ , $r_3$
6				r <sub>1</sub>
7	mult	$r_1, r_3$	$\Rightarrow r_1$	$r_1$
8				$r_1$
	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	
	Done			



<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1

Cycle		a := 2*a*b*c  Operations		Operands waiting
1	loadAI	r <sub>arp</sub> , @a	$\Rightarrow r_1$	<i>r</i> <sub>1</sub>
2		$r_{arp}$ , $@b$	$\Rightarrow r_2$	$r_1, r_2$
3			$\Rightarrow r_3$	$r_1, r_2, r_3$
4	add	$r_1, r_1$	$\Rightarrow r_1$	$r_1, r_2, r_3$
5	mult	$r_1, r_2$	$\Rightarrow r_1$	$r_1$ , $r_3$
6				r <sub>1</sub>
7	mult	$r_1, r_3$	$\Rightarrow r_1$	$r_1$
8				$r_1$
9	storeAI	$r_1$	$\Rightarrow r_{arp}, @a$	store to complete
10				store to complete
11				store to complete
	Done			



<sup>&</sup>lt;sup>2</sup>loads/stores 3 cycles, mults 2, adds 1

## Scheduling problem

- Schedule maps operations to cycle;  $\forall a \in Ops, S(a) \in \mathbb{N}$
- Respect latency;  $\forall a, b \in Ops, a \ dependson \ b \implies S(a) \geq S(b) + \lambda(b)$
- Respect function units; no more ops per type per cycle than FUs can handle
- Length of schedule,  $L(S) = max_{a \in Ops}(S(a) + \lambda(a))$
- Schedule S is time-optimal if  $\forall S_1, L(S) \leq L(S_1)$
- **Problem:** Find a time-optimal schedule<sup>3</sup>
- Even local scheduling with many restrictions is NP-complete

<sup>&</sup>lt;sup>3</sup>A schedule might also be optimal in terms of registers, power or space




Local greedy heuristic to produce schedules for single basic blocks

- Rename to avoid anti-dependences
- 2 Build dependency graph
- Prioritise operations
- For each cycle
  - Choose the highest priority ready operation & schedule it
  - Opdate ready queue


# List scheduling Dependence/Precedence graph

- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
  - Label with latency and FU requirements




# List scheduling Dependence/Precedence graph

- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
  - Label with latency and FU requirements
- Anti-dependences (WAR) restrict movement



#### Dependence/Precedence graph


- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
  - Label with latency and FU requirements
- Anti-dependences (WAR) restrict movement renaming removes





#### List scheduling algorithm


```
Cycle \leftarrow 1
Ready \leftarrow leaves of (D)
Active \leftarrow \emptyset
while (Ready \cup Active \neq \emptyset)
     \forall a \in Active where S(a) + \lambda(a) \leq Cycle
           Active \leftarrow Active - a
           \forall b \in succs(a) where isready(b)
                 Ready \leftarrow Ready \cup b
     if \exists a \in Ready and \forall b, a_{priority} \geq b_{priority}
           Ready ← Ready - a
           S(op) \leftarrow Cycle
           Active ← Active ∪ a
     Cycle \leftarrow Cycle + 1
```


- Many different priorities used
  - Quality of schedules depends on good choice
- The longest latency path or critical path is a good priority
- Tie breakers
  - Last use of a value decreases demand for register as moves it nearer def
  - Number of descendants encourages scheduler to pursue multiple paths
  - Longer latency first others can fit in shadow
  - Random

























#### List scheduling

Example: Schedule with priority by critical path length




#### List scheduling

Example: Schedule with priority by critical path length



#### List scheduling


Example: Schedule with priority by critical path length



## List scheduling Forward vs backward

- Can schedule from root to leaves (backward)
- May change schedule time
- List scheduling cheap, so try both, choose best

## List scheduling Forward vs backward



# List scheduling Forward vs backward

Forwards					
	Int	Int	Stores		
1	$loadI_1$	lshift			
2	$loadI_2$	loadI <sub>3</sub>			
3	loadI <sub>4</sub>	$add_1$			
4	add <sub>2</sub>	add3			
5	add4	addI	store <sub>1</sub>		
6	cmp		store <sub>2</sub>		
7			store3		
8			store4		
9			store5		
10					
11					
12					
13	cbr				


Backwards						
	Int Int Stores					
1	$loadI_1$					
2	addI	lshift				
3	$add_4$	$loadI_3$				
4	$add_3$	$loadI_2$	store <sub>5</sub>			
5	$add_2$	$loadI_1$	store4			
6	$add_1$		store3			
7			store <sub>2</sub>			
8			$store_1$			
9						
10						
11	cmp					
12	cbr					

- Schedule extended basic blocks (EBBs)
  - Super block cloning
- Schedule traces
- Software pipelining

Extended basic blocks

#### Extended basic block


EBB is maximal set of blocks such that Set has a single entry,  $B_i$ Each block  $B_j$  other than  $B_i$  has exactly one predecessor




Extended basic blocks

#### Extended basic block


EBB is maximal set of blocks such that Set has a single entry,  $B_i$ Each block  $B_j$  other than  $B_i$  has exactly one predecessor




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths



- Schedule entire paths through FBBs
- Example has four EBB paths
- Having B<sub>1</sub> in both causes conflicts
  - Moving an op out of B<sub>1</sub> causes problems




- Schedule entire paths through EBBs
- Example has four EBB paths
- Having B<sub>1</sub> in both causes conflicts
  - Moving an op out of B<sub>1</sub> causes problems
  - Must insert compensation code



Extended basic blocks


- Schedule entire paths through EBBs
- Example has four EBB paths
- Having B<sub>1</sub> in both causes conflicts

Moving an op into B<sub>1</sub> causes problems




Superblock cloning

• Join points create context problems




Superblock cloning

- Join points create context problems
- Clone blocks to create more context




Superblock cloning

- Join points create context problems
- Clone blocks to create more context
- Merge any simple control flow




Superblock cloning

- Join points create context problems
- Clone blocks to create more context
- Merge any simple control flow
- Schedule EBBs




Trace scheduling

 Edge frequency from profile (not block frequency)




Trace scheduling

- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code




Trace scheduling

- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code
- Remove from CFG



Trace scheduling

- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code
- Remove from CFG
- Repeat




#### Loop scheduling


- Loop structures can dominate execution time
- Specialist technique software pipelining
- Allows application of list scheduling to loops
- Why not loop unrolling?

#### Loop scheduling


- Loop structures can dominate execution time
- Specialist technique software pipelining
- Allows application of list scheduling to loops
- Why not loop unrolling?
- Allows loop effect to become arbitrarily small, but
- Code growth, cache pressure, register pressure

#### Consider simple loop to sum array






Schedule on 1 FU - 5 cycles



Schedule on VLIW 3 FUs - 4 cycles




A better steady state schedule exists

	Fetch unit	Integer Unit	Branch Unit
1	Sa a = A[i]	Sc i = i + 1	
2		$S_b b = b + a$	<b>s</b> d <b>if</b> i >= n
3	Sa a = A[i]	S <sub>c</sub> i = i + 1	
4		$S_b$ b = b + a	<b>s</b> d <b>if</b> i >= n
5	Sa a = A[i]	S <sub>c</sub> i = i + 1	
6		$S_b$ b = b + a	<b>s</b> d <b>if</b> i >= n
7	Sa a = A[i]	S <sub>c</sub> i = i + 1	
8		$S_b b = b + a$	<b>S</b> d <b>if</b> i >= n


load 3 cycles, add 1 cycle, branch 1 cycle




Requires prologue and epilogue (may schedule others in epilogue)



Respect dependences and latency – including loop carries



#### Complete code



#### Initiation interval (ii)

Number of cycles between initiating loop iterations

- Original loop had ii of 5 cycles
- Final loop had ii of 2 cycles

#### Recurrence

Loop-based computation whose value is used in later loop iteration

- Might be several iterations later
- Has dependency chain(s) on itself
- Recurrence latency is latency of dependency chain



- Choose an initiation interval, ii
  - Compute lower bounds on ii
  - Shorter ii means faster overall execution
- Generate a loop body that takes ii cycles
  - Try to schedule into ii cycles, using modulo scheduler
  - If it fails, increase ii by one and try again
- Generate the needed prologue and epilogue code
  - For prologue, work backward from upward exposed uses in the scheduled loop body
  - For epilogue, work forward from downward exposed definitions in the scheduled loop body

# Software pipelining Initial initiation interval (ii)

Starting value for *ii* based on minimum resource and recurrence constraints

#### Resource constraint

- ii must be large enough to issue every operation
- Let  $N_u$  = number of FUs of type u
- Let  $I_u$  = number of operations of type u
- $\lceil I_u/N_u \rceil$  is lower bound on ii for type u
- $\max_{\mathbf{u}}(\lceil \mathbf{I}_{\mathbf{u}}/\mathbf{N}_{\mathbf{u}}\rceil)$  is lower bound on *ii*

# Software pipelining Initial initiation interval (ii)

Starting value for *ii* based on minimum resource and recurrence constraints

#### Recurrence constraint

- ii cannot be smaller than longest recurrence latency
- Recurrence r is over  $k_r$  iterations with latency  $\lambda_r$
- $\lceil \lambda_r / k_u \rceil$  is lower bound on *ii* for type r
- $\max_{\mathbf{r}}(\lceil \lambda_{\mathbf{r}}/\mathbf{k}_{\mathbf{u}} \rceil)$  is lower bound on *ii*

# Software pipelining Initial initiation interval (ii)


Starting value for *ii* based on minimum resource and recurrence constraints


**Start value** =  $max(max_u(\lceil I_u/N_u \rceil), max_r(\lceil \lambda_r/k_u \rceil)$ 

For simple loop					
Resource constraint					
		Me	emory	Integer	Branch
a = A[ i ]	I <sub>u</sub>		1	2	1
b = b + a	$N_{u}$		1	1	1
i = i + 1	$\lceil I_u/N_u \rceil$		1	2	1
if i < n goto	Recurrence	e co	nstra	int	
end		b	i		
	k <sub>r</sub>	1	1		
	$\lambda_r$	2	1		
	$\lceil I_u/N_u \rceil$	2	1		

Modulo scheduling


#### Modulo scheduling






		Fetch unit	Integer Unit	Branch Unit
lal	loop			
Kerr				

#### Modulo scheduling










Modulo scheduling

#### Modulo scheduling







	Fetch unit	Integer Unit	Branch Unit	1%2=1
Kernel	loop Sa a = A[i] 2	$s_c$ $i = i + 1$		
Ker			$S_d$ if $i >= n$	



Modulo scheduling

#### Modulo scheduling





	Fetch unit	Integer Unit	Branch Unit
nel	loop sa a = A[i] 1	$s_c$ $i = i + 1$	
Kerr			<b>s if</b> i >= n







Modulo scheduling

#### Modulo scheduling

Schedule with cycle modulo initiation interval





	Fetch unit	Integer Unit	Branch Unit
nel	loop (Sa) a = A[i]	Sc i = i + 1	
Kerr		$(s_b)$ b = b + a	$S_d$ if $i >= n$



3%2=1



- Much research in different software pipelining techniques
- Difficult when there is general control flow in the loop
- Predication in IA64 for example really helps here
- Some recent work in exhaustive scheduling -i.e. solve the NP-complete problem for basic blocks

#### Summary

- Scheduling to hide latency and exploit ILP
- Dependence graph dependences between instructions + latency
- Local list Scheduling + priorities
- Forward versus backward scheduling
- Scheduling EBBs, superblock cloning, trace scheduling
- Software pipelining of loops