Compiler Optimisation 6 – Instruction Scheduling

Hugh Leather IF 1.18a hleather@inf.ed.ac.uk

Institute for Computing Systems Architecture School of Informatics University of Edinburgh

2019

Introduction

This lecture:

• Scheduling to hide latency and exploit ILP

・ロト ・ 理 ト ・ ヨ ト ・ ヨ ・ うへつ

- Dependence graph
- Local list Scheduling + priorities
- Forward versus backward scheduling
- Software pipelining of loops

Latency, functional units, and ILP

- Instructions take clock cycles to execute (*latency*)
- Modern machines issue several operations per cycle
- Cannot use results until ready, can do something else
- Execution time is order-dependent
- Latencies not always constant (cache, early exit, etc)

Operation	Cycles
load, store	3
load∉cache	100s
loadI, add, shift	1
mult	2
div	40
branch	0 - 8

うして ふゆう ふほう ふほう うらつ

Machine types

- In order
 - Deep pipelining allows multiple instructions
- Superscalar
 - Multiple functional units, can issue > 1 instruction
- Out of order
 - Large window of instructions can be reordered dynamically

- VLIW
 - Compiler statically allocates to FUs

mple schedule ¹ a	:= 2*a*b*	с	
Cycle	Operation	ıs	Operands waiting
loadAI	r _{arp} ,@a	$\Rightarrow r_1$	
add	<i>r</i> ₁ , <i>r</i> ₁	\Rightarrow r ₁	
loadAI	r _{arp} ,@b	\Rightarrow r ₂	
mult	<i>r</i> ₁ , <i>r</i> ₂	\Rightarrow r ₁	
loadAI	r _{arp} ,@c	\Rightarrow r ₂	
mult	<i>r</i> ₁ , <i>r</i> ₂	\Rightarrow r ₁	
storeAI	r_1	$\Rightarrow r_{arp}, @a$	
Done			

¹loads/stores 3 cycles, mults 2, adds 1

ple schedule ¹	a	:= 2*a*b*c	:	
Cycle		Operation	S	Operands waiting
1	loadAI	r _{arp} , @a	$\Rightarrow r_1$	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
	add	r_1, r_1	$\Rightarrow r_1$	
	loadAI	r _{arp} , @b	$\Rightarrow r_2$	
	mult	r_1, r_2		
	loadAI	r _{arp} ,@c	$\Rightarrow r_2$	
	mult	r_1, r_2	\Rightarrow r ₁	
	storeAI	<i>r</i> ₁	$\Rightarrow r_{arp}, @a$	
	Done			

¹loads/stores 3 cycles, mults 2, adds 1

mple schedule ¹	a :	= 2*a*b*c	:	
Cycle		Operation	IS	Operands waiting
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	\Rightarrow r ₁	r ₁
	loadAI	r _{arp} ,@b	\Rightarrow r ₂	
	mult	r_1, r_2	\Rightarrow r ₁	
	loadAI	r _{arp} ,@c	\Rightarrow r ₂	
	mult	r_1, r_2	\Rightarrow r ₁	
	storeAI	r_1	$\Rightarrow r_{arp}, @a$	
	Done			

¹loads/stores 3 cycles, mults 2, adds 1

mple schedule ¹	a :	= 2*a*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	r _{arp} , @a	\Rightarrow r ₁	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	$\Rightarrow r_1$	r ₁
5	loadAI	r _{arp} ,@b		<i>r</i> ₂
6				<i>r</i> ₂
7				r ₂
	mult	r_1, r_2	$\Rightarrow r_1$	
	loadAI	r _{arp} ,@c	$\Rightarrow r_2$	
	mult		$\Rightarrow r_1$	
	storeAI	r ₁	$\Rightarrow r_{arp}, @a$	
	Done		E /	

¹loads/stores 3 cycles, mults 2, adds 1

nple schedule ¹	a :	= 2*a*b*c		
Cycle		Operation	าร	Operands waiting
1	loadAI	r _{arp} ,@a	\Rightarrow r ₁	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	$\Rightarrow r_1$	r ₁
5	loadAI	r _{arp} ,@b	$\Rightarrow r_2$	r ₂
6				<i>r</i> ₂
7				r ₂
8	mult	r_1, r_2	$\Rightarrow r_1$	<i>r</i> ₁
9	Next	op does no	ot use r ₁	r ₁
	loadAI	r _{arp} ,@c	$\Rightarrow r_2$	
		r_1, r_2		
	storeAI	r_1	$\Rightarrow r_{arp}, @a$	
	Done			

¹loads/stores 3 cycles, mults 2, adds 1

ole schedule ¹	a :=	= 2*a*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	r _{arp} ,@a	\Rightarrow r ₁	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	\Rightarrow r ₁	r ₁
5	loadAI	r _{arp} ,@b	$\Rightarrow r_2$	<i>r</i> ₂
6				<i>r</i> ₂
7				r ₂
8	mult	r_1, r_2	\Rightarrow r ₁	<i>r</i> ₁
9	loadAI	r _{arp} ,@c	$\Rightarrow r_2$	r ₁ , <i>r</i> ₂
10				<i>r</i> ₂
11				r ₂
	mult	r_1, r_2	\Rightarrow r ₁	
	storeAI	r_1	$\Rightarrow r_{arp}, @a$	
	Done	-	E /	

¹loads/stores 3 cycles, mults 2, adds 1

ふつて 前 (前)(()()())

mple schedule ¹	a :=	2*a*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	r _{arp} , @a	\Rightarrow r ₁	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	$\Rightarrow r_1$	r ₁
5	loadAI	r _{arp} ,@b	\Rightarrow r ₂	<i>r</i> ₂
6				<i>r</i> ₂
7				r ₂
8	mult	r_1, r_2	$\Rightarrow r_1$	<i>r</i> ₁
9	loadAI	r _{arp} ,@c	\Rightarrow r ₂	r ₁ , <i>r</i> ₂
10				<i>r</i> ₂
11				r ₂
12	mult	r_1, r_2	$\Rightarrow r_1$	<i>r</i> ₁
13				r ₁
	storeAI	<i>r</i> ₁	$\Rightarrow r_{arp}, @a$	
	Done			

¹loads/stores 3 cycles, mults 2, adds 1

Simple schedule ¹	a :=	2*a*b*c		
Cycle		Operation	IS	Operands waiting
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁
2				<i>r</i> ₁
3				r ₁
4	add	r_1, r_1	\Rightarrow r ₁	r ₁
5	loadAI	r _{arp} ,@b	\Rightarrow r ₂	<i>r</i> ₂
6				<i>r</i> ₂
7				r ₂
8	mult	r_1, r_2	\Rightarrow r ₁	<i>r</i> ₁
9	loadAI	r _{arp} ,@c	$\Rightarrow r_2$	r ₁ , <i>r</i> ₂
10				<i>r</i> ₂
11				r ₂
12	mult	r_1, r_2	\Rightarrow r ₁	<i>r</i> ₁
13				r ₁
14	storeAI	r_1	$\Rightarrow r_{arp}, @a$	store to complete
15			17	store to complete
16				store to complete
	Done			

¹loads/stores 3 cycles, mults 2, adds 1

hedule loads early ²	a := 2*a	a*b*c	
Cycle	Operation	าร	Operands waiting
loadAI	r _{arp} ,@a	\Rightarrow r ₁	
loadAI	r _{arp} ,@b	\Rightarrow r ₂	
loadAI	r _{arp} ,@c	\Rightarrow r ₃	
add	r_1, r_1	\Rightarrow r ₁	
mult	r_1, r_2	\Rightarrow r ₁	
mult	<i>r</i> ₁ , <i>r</i> ₂	\Rightarrow r ₁	
storeAI	<i>r</i> 1	$\Rightarrow r_{arp}, @a$	
Done			

²loads/stores 3 cycles, mults 2, adds 1

edule loads early ²	a := 2*a	*b*c	
Cycle	Operation	IS	Operands waiting
1 loadAI	r _{arp} , @a	$\Rightarrow r_1$	<i>r</i> ₁
loadAI	r _{arp} ,@b		
loadAI	r _{arp} ,@c	\Rightarrow r ₃	
add	r_1, r_1	\Rightarrow r ₁	
mult	<i>r</i> ₁ , <i>r</i> ₂	\Rightarrow r ₁	
mult	<i>r</i> ₁ , <i>r</i> ₃	\Rightarrow r ₁	
storeAI	r_1	$\Rightarrow r_{arp}, @a$	
Done			

²loads/stores 3 cycles, mults 2, adds 1

chedule loads early ²		a := 2*a	*b*c	
Cycle		Operation	S	Operands waiting
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁
2	loadAI	r _{arp} ,@b		<i>r</i> ₁ , <i>r</i> ₂
	loadAI	$r_{arp}, @c$	\Rightarrow r ₃	
	add	r_1, r_1	\Rightarrow r ₁	
	mult	<i>r</i> ₁ , <i>r</i> ₂	$\Rightarrow r_1$	
	mult	<i>r</i> ₁ , <i>r</i> ₃	\Rightarrow r ₁	
	storeAI	r_1	$\Rightarrow r_{arp}, @a$	
	Done			

²loads/stores 3 cycles, mults 2, adds 1

chedule loads early ²		a := 2*a*b*c			
Cycle	Operation		IS	Operands waiting	
1	loadAI	r _{arp} ,@a	\Rightarrow r ₁	<i>r</i> ₁	
2	loadAI	r _{arp} ,@b	$\Rightarrow r_2$	r_1, r_2	
3	loadAI	r _{arp} ,@c	$\Rightarrow r_3$	r ₁ , <i>r</i> ₂ , <i>r</i> ₃	
	add	r_1, r_1	\Rightarrow r ₁		
	mult	r_1, r_2	\Rightarrow r ₁		
	mult	r_1, r_3	$\Rightarrow r_1$		
	storeAI	r_1	$\Rightarrow r_{arp}, @a$		
	Done				

²loads/stores 3 cycles, mults 2, adds 1

Schedule loads early ²		a := 2*a*b*c			
Cycle		Operation	IS	Operands waiting	
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁	
2	loadAI	r _{arp} ,@b	\Rightarrow r ₂	r_1, r_2	
3	loadAI	r _{arp} ,@c	\Rightarrow r ₃	r ₁ , <i>r</i> ₂ , <i>r</i> ₃	
4	add	r_1, r_1	\Rightarrow r ₁	r ₁ , r ₂ , <i>r</i> ₃	
	mult	r_1, r_2	\Rightarrow r ₁		
	mult	<i>r</i> ₁ , <i>r</i> ₃	\Rightarrow r ₁		
	storeAI	r_1	$\Rightarrow r_{arp}, @a$		
	Done				

²loads/stores 3 cycles, mults 2, adds 1

e loads ea	rly ²	a := 2*a*b*c		
Cycle	Operations			Operands waiting
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁
2	loadAI	r _{arp} ,@b	\Rightarrow r ₂	<i>r</i> ₁ , <i>r</i> ₂
3	loadAI	r _{arp} ,@c	\Rightarrow r ₃	r ₁ , <i>r</i> ₂ , <i>r</i> ₃
4	add	r_1, r_1	\Rightarrow r ₁	r_1, r_2, r_3
5	mult	r_1, r_2	\Rightarrow r ₁	<i>r</i> ₁ , <i>r</i> ₃
6				r 1
	mult	r_1, r_3	\Rightarrow r ₁	
	storeAI	r_1	$\Rightarrow r_{arp}, @a$	
	Done			

²loads/stores 3 cycles, mults 2, adds 1

hedule loads early ² a := 2*a*b*c					
Cycle		Operation	IS	Operands waiting	
1	loadAI	r _{arp} , @a	$\Rightarrow r_1$	<i>r</i> ₁	
2	loadAI	r _{arp} ,@b	$\Rightarrow r_2$	r_1, r_2	
3	loadAI	r _{arp} ,@c	\Rightarrow r ₃	r_1, r_2, r_3	
4	add	r_1, r_1	$\Rightarrow r_1$	r ₁ , r ₂ , <i>r</i> ₃	
5	mult	r_1, r_2	$\Rightarrow r_1$	<i>r</i> ₁ , <i>r</i> ₃	
6				r ₁	
7	mult	r_1, r_3	$\Rightarrow r_1$	<i>r</i> ₁	
8				r ₁	
	storeAI	<i>r</i> 1	$\Rightarrow r_{arp}, @a$	-	
	Done	-	· · ·		

²loads/stores 3 cycles, mults 2, adds 1

Schedule loads early ² a := 2*a*b*c							
Cycle	Operations		IS	Operands waiting			
1	loadAI	r _{arp} ,@a	$\Rightarrow r_1$	<i>r</i> ₁			
2	loadAI	r _{arp} ,@b	$\Rightarrow r_2$	<i>r</i> ₁ , <i>r</i> ₂			
3	loadAI	r _{arp} ,@c	\Rightarrow r ₃	r ₁ , <i>r</i> ₂ , <i>r</i> ₃			
4	add	r_1, r_1	\Rightarrow r ₁	r ₁ , r ₂ , <i>r</i> ₃			
5	mult	r_1, r_2	\Rightarrow r ₁	<i>r</i> ₁ , <i>r</i> ₃			
6				r 1			
7	mult	<i>r</i> ₁ , <i>r</i> ₃	$\Rightarrow r_1$	<i>r</i> ₁			
8				r ₁			
9	storeAI	r_1	$\Rightarrow r_{arp}, @a$	store to complete			
10				store to complete			
11				store to complete			
	Done						
Uses one more register							
11 versus 16 cycles – 31% faster!							

²loads/stores 3 cycles, mults 2, adds 1

Scheduling problem

- Schedule maps operations to cycle; $\forall a \in Ops, S(a) \in \mathbb{N}$
- Respect latency; $\forall a, b \in Ops, a \text{ dependson } b \implies S(a) \ge S(b) + \lambda(b)$
- Respect function units; no more ops per type per cycle than FUs can handle
- Length of schedule, $L(S) = max_{a \in Ops}(S(a) + \lambda(a))$
- Schedule S is time-optimal if $\forall S_1, L(S) \leq L(S_1)$
- Problem: Find a time-optimal schedule³
- Even local scheduling with many restrictions is NP-complete

 $^{^3}A$ schedule might also be optimal in terms of registers, power, or space $_{\Xi}$

Local greedy heuristic to produce schedules for single basic blocks

- Rename to avoid anti-dependences
- 2 Build dependency graph
- Operation Prioritise operations
- For each cycle
 - Choose the highest priority ready operation & schedule it


◆□▶ ◆□▶ ★□▶ ★□▶ □ のQ@

Ø Update ready queue

List scheduling Dependence/Precedence graph


- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
 - Label with latency and FU requirements

Example: a = 2*a*b*c




List scheduling Dependence/Precedence graph

- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
 - Label with latency and FU requirements
- Anti-dependences (WAR) restrict movement



List scheduling Dependence/Precedence graph

- Schedule operation only when operands ready
- Build dependency graph of read-after-write (RAW) deps
 - Label with latency and FU requirements
- Anti-dependences (WAR) restrict movement renaming removes



List scheduling

List scheduling algorithm


```
Cycle \leftarrow 1
Ready \leftarrow leaves of (D)
Active \leftarrow \emptyset
while (Ready \cup Active \neq \emptyset)
     \forall a \in Active where S(a) + \lambda(a) \leq Cycle
            Active \leftarrow Active - a
            \forall b \in succs(a) where isready(b)
                  Ready \leftarrow Ready \cup b
      if \exists a \in Ready and \forall b, a_{priority} \geq b_{priority}
            Ready \leftarrow Ready - a
            S(op) \leftarrow Cycle
            Active \leftarrow Active \cup a
      Cycle \leftarrow Cycle + 1
```

List scheduling Priorities


- Many different priorities used
 - Quality of schedules depends on good choice
- The longest latency path or critical path is a good priority
- Tie breakers
 - Last use of a value decreases demand for register as moves it nearer def

◆□▶ ◆帰▶ ◆□▶ ◆□▶ □ のQ@


- Number of descendants encourages scheduler to pursue multiple paths
- Longer latency first others can fit in shadow
- Random




◆□▶ ◆圖▶ ◆臣▶ ◆臣▶ 三臣 - のへで



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ ─臣 ─のへで




◆□▶ ◆□▶ ◆三▶ ◆三▶ ○三 のへで



▲□▶ ▲圖▶ ▲国▶ ▲国▶ - 国 - のへで


Cycle = 8
(15) loadAI
$$r_{arp}$$
, @a \Rightarrow r₁
add r₁, r₁ \Rightarrow r₁(452
(10) loadAI r_{arp} , @b \Rightarrow r₂
add r₁, r₁ \Rightarrow r₁(452
(7) (35) loadAI r_{arp} , @c \Rightarrow r₃
mult r₁, r₂ \Rightarrow r₁(554
mult r₁, r₃ \Rightarrow r₁(756)
(6) \Rightarrow r₃
(6) \Rightarrow r₃
(7) (3) \Rightarrow storeAI r₁ \Rightarrow r_{arp}, @a

List scheduling Example: Schedule with priority by critical path length




◆□▶ ◆□▶ ◆□▶ ◆□▶ = □ ● ● ●

List scheduling Example: Schedule with priority by critical path length



・ロト ・ 理 ト ・ ヨ ト ・ ヨ ・ うへつ

List scheduling Example: Schedule with priority by critical path length




▲□▶ ▲圖▶ ▲臣▶ ★臣▶ 三臣 - のへで



- Can schedule from root to leaves (backward)
- May change schedule time
- List scheduling cheap, so try both, choose best

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ 三臣 - のへで

List scheduling Forward vs backward



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

List scheduling Forward vs backward

Forwards				
	Int Int		Stores	
1	$loadI_1$	lshift		
2	$loadI_2$	$loadI_3$		
3	$loadI_4$	add_1		
4	add ₂	add3		
5	add4	addI	$store_1$	
6	cmp		$store_2$	
7			$store_3$	
8			store ₄	
9			$store_5$	
10				
11				
12				
13	cbr			

Backwards					
	Int	Int	Stores		
1	$loadI_1$				
2	addI	lshift			
3	add4	$loadI_3$			
4	add3	$loadI_2$	$store_5$		
5	add2	$loadI_1$	store ₄		
6	add_1		$store_3$		
7			$store_2$		
8			$store_1$		
9					
10					
11	cmp				
12	cbr				

▲□▶ ▲圖▶ ▲臣▶ ★臣▶ ―臣 …の�?


• Schedule extended basic blocks (EBBs)

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

- Super block cloning
- Schedule traces
- Software pipelining


Extended basic block

EBB is maximal set of blocks such that Set has a single entry, B_i Each block B_j other than B_i has exactly one predecessor




Extended basic block


EBB is maximal set of blocks such that Set has a single entry, B_i Each block B_j other than B_i has exactly one predecessor




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths




- Schedule entire paths through EBBs
- Example has four EBB paths



- Schedule entire paths through EBBs
- Example has four EBB paths
- Having B₁ in both causes conflicts
 - Moving an op **out of** B₁ causes problems




- Schedule entire paths through EBBs
- Example has four EBB paths
- Having B₁ in both causes conflicts
 - Moving an op **out of** B₁ causes problems
 - Must insert compensation code




- Schedule entire paths through EBBs
- Example has four EBB paths
- Having B₁ in both causes conflicts

• Moving an op **into** B₁ causes problems




Scheduling Larger Regions Superblock cloning

• Join points create context problems



▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで


- Join points create context problems
- Clone blocks to create more context




イロト イポト イヨト イヨト

Э

- Join points create context problems
- Clone blocks to create more context
- Merge any simple control flow




- Join points create context problems
- Clone blocks to create more context
- Merge any simple control flow
- Schedule EBBs



・ロト ・ 理 ト ・ ヨ ト ・ ヨ ・ うへつ


• Edge frequency from profile (not block frequency)



イロト 不得下 イヨト イヨト

ж


- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code



イロト 不得下 イヨト イヨト


э

- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code
- Remove from CFG



▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで

- Edge frequency from profile (not block frequency)
- Pick "hot" path
- Schedule with compensation code
- Remove from CFG
- Repeat



◆□▶ ◆□▶ ★□▶ ★□▶ □ のQ@

Loop scheduling

- Loop structures can dominate execution time
- Specialist technique software pipelining
- Allows application of list scheduling to loops

うして ふゆう ふほう ふほう うらつ

• Why not loop unrolling?


Loop scheduling

- Loop structures can dominate execution time
- Specialist technique software pipelining
- Allows application of list scheduling to loops
- Why not loop unrolling?
- Allows loop effect to become arbitrarily small, but

うして ふゆう ふほう ふほう うらつ


• Code growth, cache pressure, register pressure

Consider simple loop to sum array




▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ 三臣 - のへで

Schedule on 1 FU - 5 cycles




・ロト ・ 日 ・ モ ト ・ モ ・ シック

Schedule on VLIW 3 FUs - 4 cycles




A better steady state schedule exists




▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 _ のへで

Requires prologue and epilogue (may schedule others in epilogue)




▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Respect dependences and latency - including loop carries



▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Complete code



(ロ)、

Software pipelining Some definitions

Initiation interval (ii)

Number of cycles between initiating loop iterations

- Original loop had *ii* of 5 cycles
- Final loop had *ii* of 2 cycles

Recurrence

Loop-based computation whose value is used in later loop iteration

うして ふゆう ふほう ふほう うらつ

- Might be several iterations later
- Has dependency chain(s) on itself
- Recurrence latency is latency of dependency chain

Software pipelining Algorithm

- Choose an initiation interval, ii
 - Compute lower bounds on *ii*
 - Shorter ii means faster overall execution
- Generate a loop body that takes *ii* cycles
 - Try to schedule into *ii* cycles, using modulo scheduler
 - If it fails, increase *ii* by one and try again
- Generate the needed prologue and epilogue code
 - For prologue, work backward from upward exposed uses in the scheduled loop body
 - For epilogue, work forward from downward exposed definitions in the scheduled loop body

うして ふゆう ふほう ふほう うらつ

Software pipelining Initial initiation interval (*ii*)

Starting value for *ii* based on minimum resource and recurrence constraints

うして ふゆう ふほう ふほう うらつ

Resource constraint

- *ii* must be large enough to issue every operation
- Let N_u = number of FUs of type u
- Let I_u = number of operations of type u
- $\lceil I_u/N_u \rceil$ is lower bound on *ii* for type *u*
- $max_u(\lceil I_u/N_u \rceil)$ is lower bound on *ii*

Software pipelining Initial initiation interval (*ii*)

Starting value for *ii* based on minimum resource and recurrence constraints

Recurrence constraint

- *ii* cannot be smaller than longest recurrence latency
- Recurrence r is over k_r iterations with latency λ_r
- $\lceil \lambda_r / k_u \rceil$ is lower bound on *ii* for type *r*
- $\max_{\mathbf{r}}(\lceil \lambda_{\mathbf{r}}/\mathbf{k}_{\mathbf{u}} \rceil)$ is lower bound on *ii*

Software pipelining Initial initiation interval (*ii*)

Starting value for $i\!i$ based on minimum resource and recurrence constraints


Start value =
$$max(max_u(\lceil I_u/N_u \rceil), max_r(\lceil \lambda_r/k_u \rceil))$$

For simple loop					
Resource constraint					
		Me	emo	ry Integer	Branch
a = A[i]	I _u		1	2	1
b = b + a	N _u		1	1	1
i = i + 1	$[I_u/N_u]$		1	2	1
if i < n goto	Recurrence constraint				
end		b	i		
	k _r	1	1		
	λ_r	2	1		
	$\lceil I_u/N_u \rceil$	2	1		

Modulo scheduling

Schedule with cycle modulo initiation interval






		Fetch unit	Integer Unit	Branch Unit
nel	loop			
Kernel				

Modulo scheduling

Schedule with cycle modulo initiation interval








◆□▶ ◆□▶ ◆三▶ ◆三▶ 三日 ● ��や

Modulo scheduling

Schedule with cycle modulo initiation interval








◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Modulo scheduling

Schedule with cycle modulo initiation interval









▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ = 臣 = のへで

Modulo scheduling

Schedule with cycle modulo initiation interval







▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 - のへで

Software pipelining Current research

- Much research in different software pipelining techniques
- Difficult when there is general control flow in the loop
- Predication in IA64 for example really helps here
- Some recent work in exhaustive scheduling -i.e. solve the NP-complete problem for basic blocks

◆□▶ ◆帰▶ ◆□▶ ◆□▶ □ のQ@

Summary

- Scheduling to hide latency and exploit ILP
- Dependence graph dependences between instructions + latency
- Local list Scheduling + priorities
- Forward versus backward scheduling
- Scheduling EBBs, superblock cloning, trace scheduling

・ロト ・ 日 ・ モート ・ 田 ・ うへで

• Software pipelining of loops

PPar CDT Advert

EPSRC Centre for Doctoral Training in Pervasive Parallelism

- 4-year programme: MSc by Research + PhD
- Research-focused: Work on your thesis topic from the start
- Collaboration between:
 - University of Edinburgh's School of Informatics
 - * Ranked top in the UK by 2014 REF
 - Edinburgh Parallel Computing Centre
 - * UK's largest supercomputing centre



the university of edinburgh

- Research topics in software, hardware, theory and application of:
 - Parallelism
 - Concurrency
 - Distribution
- Full funding available
- Industrial engagement programme includes internships at leading companies

The biggest revolution in the technological landscape for fifty years

Now accepting applications! Find out more and apply at: ervasiveparallelism.inf.ed.ac.ul

