INF2C Computer Systems 2014-15: Schedule of Course Activities

The abbreviations used in the Reading column are:
Wk Date Lecture Topic Reading Tutorial Lab Coursework
1
Tue 16 Sep Introduction: the Big Picture
Slides, Notes)
P&H 1      
Fri 19 Sep Data Representation
(Slides, Notes)
P&H 3/e: 3.1-3.3, 3.6 (up to FP add)
P&H 4/e: 2.4, 3.1,3.2, 3.5 (up to FP add)
P&H 5/e: 2.4, 3.1,3.2, 3.5 (up to FP add)
2
Tue 23 Sep NO LECTURE        
Fri 26 Sep MIPS instructions and programming 1
(Slides, Notes)
P&H 3/e: 2.1-2.9, A.1-6, A.9. (A3,4,6,9 non examinable)
P&H 4/e: 2.1-2.8, B.1-6, B.9. (B3,4,6,7,9 non examinable)
P&H 5/e: 2.1-2.8, B.1-6, B.9. (A3,4,6,7,9 non examinable)
3
Tue 30 Sep MIPS instructions and programming 2 As previous lecture Tutorial 1 Questions

Tutorial 1 Answers
Lab 1:MIPS programming and the MARS IDE
Fri 3 Oct C programming language - Part 1
(Slides, Notes)
K&R 2/e for reference
J. Maassen's C for Java programmers
S. Simpson's Learning C from Java
I. Gupta's C for Java programmers
I. Kennedy'sTop tips to help the Java programmer code in C
4
Tue 7 Oct C programming language - Part 2
(Slides, Notes from prev. lecture)
Coursework 1 introduction
As previous lecture     Coursework 1: MIPS Programming
hex.c, hex.s, char_quant.c, regex-outline.c
Fri 10 Oct C programming language - Part 3 For C - see links above
For coursework - see Lab 1 web page and Coursework 1 handout
5
Tue 14 Oct Logic design - Part 1
(Slides, Notes)
P&H 3/e (on CD): B1-3 (up to ROMs), B8 (up to Verilog), B10
P&H 4/e (on CD): C1-3 (up to ROMs), C7, C8 (up to Verilog), C10
P&H 5/e: B1-3 (up to ROMs), B5 (up to "Tailoring to MIPS"), B7, B8 (up to Verilog), B10
Tutorial 2 Questions
   
Fri 17 Oct NO LECTURE  
6
Tue 21 Oct Logic design - Part 2 As previous lecture    
Fri 24 Oct Processor design - single cycle
(Slides, Notes)
P&H 3/e: 5.1-5.4
P&H 4/e: 4.1-4.4
P&H 5/e: 4.1-4.4
7
Tue 28 Oct Processor design - multicycle
(Slides, Notes)
P&H 3/e: 4.2, 5.5
P&H 4/e and 5/e: 1.4 (4/e) or 1.6 (5/e) for CPU performance and Learn for multi-cycle design.
Tutorial 3 Questions
   
Fri 31 Oct Processor design - pipelining
(Slides, Notes)
P&H 2/e: 6.1
P&H 3/e: 6.1
P&H 4/e: 4.5
8
Tue 4 Nov Exceptions and Processor Management
(Slides, Notes)
P&H 2/e: 5.6, A.7
P&H 3/e: 5.6, A.7
P&H 4/e: 4.9, B.7
S&G 5/e: 2.5.1, 4.1-4.3
S&G 8/e: 1.6, 2.3, 3.1, 3.2
  Lab 2: SystemC Basics  
Fri 7 Nov NO LECTURE  
9
Tue 11 Nov Memory Hierarchy and Caches
(Slides, Notes)
P&H 2/e: 7.1, 7.2
P&H 3/e: 7.1, 7.2
P&H 4/e: 5.1, 5.2
Tutorial 4  
Fri 14 Nov Virtual Memory
(Slides, Notes)
P&H 2/e: 7.4
P&H 3/e: 7.4
P&H 4/e: 5.4
10
Tue 18 Nov Coursework 2 introduction. See Lab 2 web page and Coursework 2 handout     Coursework 2: Processor Design and Programming in C
Fri 21 Nov I/O and Peripherals
(Slides, Notes)
P&H 2/e: 8.1, 8.3, 8.5
P&H 3/e: 8.1, 8.2, 8.4, 8.5
P&H 4/e: 6.1, 6.3, 6.5, 6.6
11
Tue 25 Nov TBD        
Fri 28 Nov TBD  


Home : Teaching : Courses : Inf2c-cs 

Informatics Forum, 10 Crichton Street, Edinburgh, EH8 9AB, Scotland, UK
Tel: +44 131 651 5661, Fax: +44 131 651 1426, E-mail: school-office@inf.ed.ac.uk
Please contact our webadmin with any comments or corrections. Logging and Cookies
Unless explicitly stated otherwise, all material is copyright © The University of Edinburgh