Lecture 7: Logic design

- Binary digital logic circuits:
 - Two voltage levels (ground and supply voltage) for 0 and 1
 - Built from transistors used as on/off switches
 - Analog circuits not very suitable for generic computing
 - Digital logic with more than two states is not practical

Combinational logic: output depends only on the current inputs (no memory of past inputs)



Sequential logic: output depends on the current inputs as well as (some) previous inputs



Combinational logic circuits

 Inverter (or NOT gate): 1 input and 1 output "invert the input signal"

input
$$-$$
 output $\begin{array}{c|c} IN & OUT \\ \hline 0 & 1 \\ 1 & 0 \end{array}$ $OUT = \overline{IN}$

 AND gate: minimum 2 inputs and 1 output "output 1 only if both inputs are 1"



Combinational logic circuits

- OR gate:
 - "output 1 if at least one input is 1"

	IN ₁	IN_2	OUT	
$IN_1 \longrightarrow OUT$	0	0	0	OUT - IN + IN
$IN_{a} \longrightarrow OUT$	0	1	1	$\mathbf{U}\mathbf{U}\mathbf{I} = \mathbf{I}\mathbf{N}_1 + \mathbf{I}\mathbf{N}_2$
	1	0	1	
	1	1	1	

NAND gate:

- "output 1 if both inputs are not 1" (NOT AND)





Inf2C Computer Systems - 2013-2014

Combinational logic circuits

- NOR gate: "output 1 if no input is 1" (NOT OR) $IN_1 | IN_2 | OUT$ 0 0 1 $OUT = \overline{IN_1 + IN_2}$ IN_1 0 1 0 OUT IN_2 1 0 0 1 1 0
- Multiple-input gates:









OR



Inf2C Computer Systems - 2013-2014

Multiplexer

Multiplexer: a circuit for selecting one of many inputs

$$i_{0} \longrightarrow z \qquad z = \begin{cases} i_{0}, \text{ if } c=0\\ i_{1}, \text{ if } c=1 \end{cases}$$

С	i ₀	i ₁	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

z =
$$\overline{c}.i_0.\overline{i_1} + \overline{c}.i_0.i_1 + c.\overline{i_0}.i_1 + c.i_0.i_1$$

= $\overline{c}.i_0.(\overline{i_1} + i_1) + c.(\overline{i_0} + i_0).i_1$
= $\overline{c}.i_0 + c.i_1$

"sum of products form"



A multiplexer implementation

• Sum of products form: $i_1 \cdot c + i_0 \cdot \overline{c}$

gate:

– Can be implemented with 1 inverter, 2 AND gates and 1 OR



- Sum of products is not practical for circuits with large number of inputs (n)
 - The number of possible products can be proportional to 2^n



Arithmetic circuits

• 32-bit adder



64 inputs → too complex for sum of products

Full adder:



sum =
$$\overline{a.b.c}$$
 + $\overline{a.b.c}$ + $\overline{a.b.c}$

	a	b	с	carry	sum
-	0	0	0	0	0
	0	0	1	0	1
	0	1	0	0	1
	0	1	1	1	0
	1	0	0	0	1
	1	0	1	1	0
	1	1	0	1	0
	1	1	1	1	1



Ripple carry adder

32-bit adder: chain of 32 full adders



- Carry bits c_i are computed in sequence $c_1, c_2, ..., c_{32}$ (where $c_{32} = s_{32}$), as c_i depends on c_{i-1}
- Since sum bits s_i also depend on c_i , they too are computed in sequence



Propagation Delays

- Propagation delay = time delay between input signal change and output signal change at the other end
- Delay depends on technology (transistor, wire capacitance, etc.) and number of gates driven by the gate's output (fan out)
- e.g.: Sum of products circuits: 3 gate delays (inverter, AND, OR) → very fast!
- e.g.: 32-bit ripple carry adder: 65 gate delays
 (1 AND + 1 OR for each of 31 carries to propagate; 1
 inverter + 1 AND + 1 OR for S₃₁) → slow



Sequential logic circuits



- Output depends on current inputs as well as past inputs
 - The circuit has memory
- Sequences of inputs generate sequences of



 \Rightarrow outputs \Rightarrow sequential logic

Sequential logic circuits

- For a fixed input and *n* feedback signals, the circuit can have up to 2ⁿ stable states
 - E.g. $n=1 \rightarrow$ one state if feedback signal = 0

one state if feedback signal = 1

- Example: SR latch
 - Inputs: R, S
 - Feedback: q, \overline{q}



– Output: Q



SR Latch





- Usage: 1-bit memory
 - Keep the value in memory by maintaining S=0 and R=0
 - Set the value in memory to 0 (or 1) by setting R=1 (or S=1) for a short time





Inf2C Computer Systems - 2013-2014

Timing of events

- Asynchronous sequential logic
 - State (and possibly output) of circuit changes whenever inputs change
 input
- Synchronous sequential logic
 - State (and possibly output) can only change at times synchronized to an external signal → the clock







- Edge-triggered flip-flop: on a +ve clock edge, D is copied to Q
- Can be used to build registers:





Inf2C Computer Systems - 2013-2014

General sequential logic circuit



- Operation:
 - At every rising clock edge next state signals are propagated to current state signals
 - Current state signals plus inputs work through combinational logic and generate output and next state signals



Hardware FSM

- A sequential circuit is a (deterministic) Finite State Machine – FSM
- Example: Vending machine
 - Accepts 10p, 20p coins, sells one product costing 30p, no change given
 - Coin reader has 2 outputs: a,b for 10p, 20p coins respectively
 - Output z asserted when 30p or more has been paid in 0p00z=010z=010xx/10110xx/101





FSM implementation

- Methodology:
 - Choose encoding for states, e.g S0=00, ..., S3=11
 - Build truth table for the next state s_1' , s_0' and output z
 - Generate logic equations for s_1' , s_0' , z
 - Design comb logic from logic equations and add stateholding register





