Domain Specific Languages

Domain Specific Languages and rewriting-based optimisations for performance-portable parallel programming

Michel Steuwer

Definition by Paul Hudak: "A programming language tailored specifically for an application domain"

- DSLs are not general purpose programming language
- Capture the semantics of a particular application domain
- Raise level of abstraction (often declarative not imperative)



Examples of Domain Specific Languages



Parallelism everywhere: The Many-Core Era

2



Inspired by Herb Sutter "The Free Lunch is Over: A Fundamental Turn Towards Concurrency in Software"



informatics

Challenges of Parallel Programming

- *Threads* are the dominant parallel programming model for multi-core architectures
- Concurrently executing threads can modify shared data, leading to:
 - race conditions
 - need for mutual execution and synchronisation
 - deadlocks
 - non-determinism
- Writing correct parallel programs is extremely challenging



Examples of Algorithmic Skeletons

5



- Algorithmic Skeletons have a parallel semantics
- Every (parallel) execution order to compute the result is valid
- Complexity of parallelism is hidden by the skeleton



7



Structured Parallel Programming aka: "Threads Considered Harmful"

- Dijkstra's: "GO TO" Considered Harmful let to structured programming
- Raise the level of abstraction by capturing common *patterns*:
- * E.g. use 'if A then B else C' instead of multiple goto statements
- Murray Cole at Edinburgh invented Algorithmic Skeletons:
 - special higher-order functions which describe the "computational skeleton" of a parallel algorithm
 - E.g. use $D_C\ indivisible\ split\ join\ f\ instead\ of\ a\ custom\ divide-and-conquer\ implementation\ with\ threads$
- Algorithmic Skeletons are structured *parallel* programming and raise the level of abstraction over threads
 - No race conditions and no need for explicit synchronisation
 - No deadlocks
 - Deterministic

the UNIVERSITY of EDINBURGH

6

DSLs for Parallel Programming with Algorithmic Skeletons

- There exist numerous implementations of algorithmic skeletons libraries
 - The Edinburgh Skeleton Library (eSkel): C, MPI
 - FastFlow and Muesli: C++, multi-core CPU, MPI, GPU
 - SkePU, SkelCL: C++, GPU
 - Accelerate: Haskell, GPU
 - ...
- Libraries from industry implementing similar concepts:
 - Intel's Threading Building Blocks (TBB)
 - Nvidia's Thrust Library



SkelCL by Example

From SkelCL to OpenCL

dotProduct A B = reduce (+) 0 • zip(x) A B

<pre>#include <skelcl skelcl.h=""></skelcl></pre>					
<pre>#include <skelcl zip.h=""></skelcl></pre>					
<pre>#include <skelcl reduce.h=""></skelcl></pre>					
<pre>#include <skelcl vector.h=""></skelcl></pre>					
<pre>float dotProduct(const float* a, const float* b, int n) { using namespace skelcl; skelcl::init(1_device.type(deviceType::ANY)); auto mult = zip([](float x, float y) { return x*y; }); auto sum = reduce([](float x, float y) { return x+y; }, 0);</pre>					
<pre>Vector<float> A(a, a+n); Vector<float> B(b, b+n);</float></float></pre>					
<pre>Vector<float> C = sum(mult(A, B));</float></pre>					
<pre>return C.front(); }</pre>					



From SkelCL to OpenCL

9



From SkelCL to OpenCL





<u>'</u>0`

skelclc

Compiler

0

C++ Compiler

0penC

SkelCL Evaluation — Performance

SkelCL Evaluation — Productivity



SkelCL performance close to native OpenCL code!

(Exception: dot product ... we will address this later)



13

The Performance Portability Problem



- Many different types: CPUs, GPUs, ...
- Parallel programming is hard
- Optimising is even harder

UNIVERSITY of EDINBURGI

informatics

• **Problem**: No portability of performance!





SkelCL programs are significantly shorter! Common advantage of Domain Specific Languages!



14

Case Study: Parallel Reduction in OpenCL

- Summing up all values of an array (== reduce skeleton)
- Comparison of 7 implementations by Nvidia
- Investigating complexity and efficiency of optimisations





OpenCL

- Parallel programming language for GPUs, multi-core CPUs
- Application is executed on the *host* and offloads computations to *devices*
- Computations on the device are expressed as *kernels*:
 - functions executed in parallel
- Usual problems of deadlocks, race conditions, ...



Unoptimised Implementation Parallel Reduction

OpenCL Programming Model

<pre>kernel void reduce0(global float* g_idata, global float* g_odata,</pre>					
unsigned int n, local float * l_data) {					
<pre>unsigned int tid = get_local_id(0);</pre>					
<pre>unsigned int i = get_global_id(0);</pre>					
l_data[tid] = (i < n) ? g_idata[i] : 0;					
<pre>barrier(CLK_LOCAL_MEM_FENCE);</pre>					
// do reduction in local memory					
<pre>for (unsigned int s=1; s < get_local_size(0); s*= 2) {</pre>					
if ((tid % (2*s)) == 0) {					
l_data[tid] += l_data[tid + s];					
}					
<pre>barrier(CLK_LOCAL_MEM_FENCE);</pre>					
}					
// write result for th <u>is work-grou</u> p to global memory					
<pre>if (tid == 0) g_odata[get_group_id(0)] = l_data[0];</pre>					
}					

- Multiple work-items (threads) execute the same kernel function
- Work-items are organised for execution in work-groups



```
18
```

Avoid Divergent Branching





Avoid Interleaved Addressing

Increase Computational Intensity per Work-Item



Avoid Synchronisation inside a Warp

21

```
kernel void reduce4(global float* g_idata, global float* g_odata,
                    unsigned int n, local volatile float* l data) {
 unsigned int tid = get_local_id(0);
 unsigned int i = get_group_id(0) * (get_local_size(0)*2)
                                   + get_local_id(0);
 l_data[tid] = (i < n) ? g_idata[i] : 0;</pre>
 if (i + get_local_size(0) < n)</pre>
   l data[tid] += g idata[i+get local size(0)];
 barrier(CLK_LOCAL_MEM_FENCE);
 # pragma unroll 1
 for (unsigned int s=get_local_size(0)/2; s>32; s>>=1) {
   if (tid < s) { l data[tid] += l data[tid + s]; }</pre>
   barrier(CLK_LOCAL_MEM_FENCE); }
 // this is not portable OpenCL code!
 if (tid < 32) {
   if (WG_SIZE >= 64) { l_data[tid] += l_data[tid+32]; }
   if (WG SIZE >= 32) { l data[tid] += l data[tid+16];
   if (WG SIZE >= 16) { l data[tid] += l data[tid+ 8];
   if (WG_SIZE >= 8) { l_data[tid] += l_data[tid+ 4];
   if (WG_SIZE >= 4) { l_data[tid] += l_data[tid+ 2]; ]
   if (WG SIZE >= 2) { l data[tid] += l data[tid+ 1]; } }
 if (tid == 0) g_odata[get_group_id(0)] = l_data[0]; }
```

THE UNIVERSITY of EdINBURGH informatics

```
22
```

Complete Loop Unrolling

```
kernel void reduce5(global float* g_idata, global float* g_odata,
                    unsigned int n, local volatile float* l data) {
 unsigned int tid = get_local_id(0);
  unsigned int i = get_group_id(0) * (get_local_size(0)*2)
                                   + get_local_id(0);
 l_data[tid] = (i < n) ? g_idata[i] : 0;
 if (i + get_local_size(0) < n)</pre>
   l data[tid] += g idata[i+get local size(0)];
 barrier(CLK_LOCAL_MEM_FENCE);
 if (WG SIZE >= 256) {
   if (tid < 128) { l data[tid] += l data[tid+128]; }
    barrier(CLK_LOCAL_MEM_FENCE); }
  if (WG SIZE >= 128) {
    if (tid < 64) { l data[tid] += l data[tid+ 64]; }
    barrier(CLK_LOCAL_MEM_FENCE); }
 if (tid < 32) {
    if (WG SIZE >= 64) { l data[tid] += l data[tid+32]; }
   if (WG_SIZE >= 32) { l_data[tid] += l_data[tid+16]; }
   if (WG_SIZE >= 16) { l_data[tid] += l_data[tid+ 8]; }
   if (WG SIZE >= 8) { l data[tid] += l data[tid+ 4]; }
   if (WG_SIZE >= 4) { l_data[tid] += l_data[tid+ 2]; }
    if (WG_SIZE >= 2) { l_data[tid] += l_data[tid+ 1]; } }
  if (tid == 0) g odata[get_group_id(0)] = l data[0]; }
```

Fully Optimised Implementation

kernel void reduce6(global float ∗ g_idata, global float ∗ g_odata, unsigned int n, local volatile float∗ l_data) {					
<pre>unsigned int tid = get_local_id(0);</pre>					
<pre>unsigned int i = get group id(0) * (get local size(0)*2)</pre>					
+ get_local_id(0);					
<pre>unsigned int gridSize = WG_SIZE * get_num_groups(0);</pre>					
<pre>L_data[tid] = 0;</pre>					
<pre>while (i < n) { l_data[tid] += g_idata[i];</pre>					
<pre>if (i + WG_SIZE < n)</pre>					
<pre>l_data[tid] += g_idata[i+WG_SIZE];</pre>					
i += gridSize; }					
Darrier(CLK_LOCAL_MEM_FENCE);					
if (WG_SIZE >= 256) {					
<pre>if (tid < 128) { l_data[tid] += l_data[tid+128]; } barriar(CLK_LOCAL_MEM_EENCE); }</pre>					
$\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \right) - \frac{1}{2} \right) $					
$if (wo_{3121} \neq 120) [$					
$IT ((IU < 04) \{ (_uata[IIU] += (_uata[IIU + 04]; \}$					
$\frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} - \frac{1}{2} \right) \right)$					
$\frac{1}{3} \left(\frac{1}{10} < \frac{32}{10} \right)$					
if (WG_SIZE >= 64) { [_data[t1d] += [_data[t1d+32]; }					
<pre>if (WG_SIZE >= 32) { l_data[tid] += l_data[tid+16]; }</pre>					
if (WG_SIZE >= 16) { l_data[tid] += l_data[tid+ 8]; }					
if (WG_SIZE >= 8) { l_data[tid] += l_data[tid+ 4]; }					
<pre>if (WG_SIZE >= 4) { l_data[tid] += l_data[tid+ 2]; }</pre>					
<pre>if (WG_SIZE >= 2) { l_data[tid] += l_data[tid+ 1]; } }</pre>					
<pre>if (tid == 0) g_odata[get_group_id(0)] = l_data[0]; }</pre>					

Case Study Conclusions

- Optimising OpenCL is complex
 - Understanding of target hardware required
- Program changes not obvious
- Is it worth it? ...



Unoptimized Implementation

kernel void reduce6(global float* g_idata, global float* g_odata, unsigned int n, local volatile float* l_data) { unsigned int tid = get_local_id(0); unsigned int i = unsigned int gridSize =
 WG_SIZE * get_num_groups(0);
l_data[tid] = 0; while (i < n) {
 l_data[tid] += g_idata[i];</pre> if (i + WG_SIZE < n)</pre> l_data[tid] += g_idata[i+WG_SIZE]; i += gridSize; } barrier(CLK_LOCAL_MEM_FENCE); if (WG_SIZE >= 256) {
 if (tid < 128) {
 L_data[tid] += l_data[tid+128]; }</pre> barrier(CLK_LOCAL_MEM_FENCE); } if (WG_SIZE >= 128) { if (tid < 64) {
 l_data[tid] += l_data[tid+ 64]; }
barrier(CLK_LOCAL_MEM_FENCE); }</pre> **if** (tid < 32) { if (WG_SIZE >= 64) {
 l_data[tid] += l_data[tid+32]; } **if** (WG_SIZE >= 32) { l_data[tid] += 1_data[tid+16]; } **if** (WG_SIZE >= 16) { l_data[tid] += 1_data[tid+ 8]; } if (WG_SIZE >= 8) {
 l_data[tid] += l_data[tid+ 4]; } if (WG_SIZE >= 4) {
 l_data[tid] += l_data[tid+ 2]; } if (WG SIZE >= 2) { l_data[tid] += l_data[tid+ 1]; } } if (tid == 0) g_odata[get_group_id(0)] = l_data[0];

Performance Results Nvidia



- ... Yes! Optimising improves performance by a factor of 10!
- Optimising is important, but ...





Performance Results AMD and Intel



- ... unfortunately, optimisations in OpenCL are not portable!
- Challenge: how to achieving portable performance?

Fully Optimized Implementation

Generating Performance Portable Code using Rewrite Rules



Goal: automatic generation of Performance Portable code



Michel Steuwer, Christian Fensch, Sam Lindley, Christophe Dubach: "Generating performance portable code using rewrite rules: from high-level functional expressions to high-performance OpenCL code." ICFP 2015 29

```
Example Parallel Reduction ③
                                                                             void reduce6(global float* g_idata,
                                                                                           global float* g_odata,
                                                                                           unsigned int n
           vecSum = reduce (+) 0
 (1)
                                                                               unsigned int tid = get_local_id(0);
                                                                               unsigned int i =
                                                                                get_group_id(0) * (get_local_size(0)*2)
                                                                                                  + get_local_id(0);
                                                                               unsigned int gridSize =
                                                                               WG_SIZE * get_num_groups(0);
l_data[tid] = 0;
   rewrite rules
                                      code generation
                                                                               while (i < n) {
    l_data[tid] += g_idata[i];</pre>
                                                                                 if (i + WG_SIZE < n)</pre>
                                                                                   l_data[tid] += g_idata[i+WG_SIZE];
+= gridSize; }
                                                                               barrier(CLK_LOCAL_MEM_FENCE);
 2
                                                                               if (WG SIZE >= 256) {
                                                                                if (tid < 128) {
    l data[tid] += l data[tid+128]; }</pre>
                                                                               if (WG SIZE >= 128) {
                                                                                if (tid < 64) {
    l data[tid] += l_data[tid+ 64]; }</pre>
                                                                                 if (WG_SIZE >= 64) {
    l_data[tid] += l_data[tid+32]; }
                                                                                 if (WG_SIZE >= 32) {
                                                                                 if (WG_SIZE >= 16) {
                                                                                 if (WG_SIZE >= 8) {
    l_data[tid] += l_data[tid+ 4]; }
                                                                                 if (WG_SIZE >= 4) {
    l_data[tid] += l_data[tid+ 2]; }
                                                                                 if(WG ST7F \ge 2)
                                                                               if (tid == 0)
            HE UNIVERSITY of EDINBURGH
          informatics
```

31

Example Parallel Reduction ③ void reduce6(global float* g_idata, global **float*** g_odata, unsigned int n, local volatile float* l_data) { vecSum = reduce (+) 0unsigned int tid = get_local_id(0); (1)unsigned int i = unsigned int gridSize = WG_SIZE * get_num_groups(0); l_data[tid] = 0; rewrite rules code generation while (i < n) { l data[tid] += g idata[i];</pre> if (i + WG_SIZE < n)</pre> l_data[tid] += g_idata[i+WG_SIZE]; i += gridSize; } barrier(CLK_LOCAL_MEM_FENCE); (2)if (WG_SIZE >= 256) { if (tid < 128) { $vecSum = reduce \circ join \circ map-workgroup$ l data[tid] += l data[tid+128]; } join o toGlobal (map-local (map-seq id)) o split 1 o barrier(CLK_LOCAL_MEM_FENCE); } join o map-warp (**if** (WG_SIZE >= 128) { join \circ map-lane (reduce-seg (+) 0) \circ split 2 \circ reorder-stride 1 \circ if (tid < 64) { l_data[tid] += l_data[tid+ 64]; } barrier(CLK_LOCAL_MEM_FENCE); }</pre> join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 2 \circ join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 4 \circ join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 8 \circ **if** (tid < 32) { join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stride 16 o if (WG_SIZE >= 64) { l_data[tid] += l_data[tid+32]; } *join* \circ *map-lane* (*reduce-seq* (+) 0) \circ *split* 2 \circ *reorder-stride* 32 **if** (WG_SIZE >= 32) {) o split 64 o l_data[tid] += 1_data[tid+16]; } join \circ map-local (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 64 \circ **if** (WG_SIZE >= 16) { join \circ toLocal (map-local (reduce-seq (+) 0)) \circ l_data[tid] += 1_data[tid+ 8]; } split (blockSize/128) o reorder-stride 128 if (WG_SIZE >= 8) { l_data[tid] += l_data[tid+ 4]; }) o split blockSize if (WG_SIZE >= 4) { l_data[tid] += l_data[tid+ 2]; } if (WG SIZE >= 2) { l_data[tid] += l_data[tid+ 1]; } } if (tid == 0) g_odata[get_group_id(0)] = l_data[0];

(1) Algorithmic Primitives

30

```
map_{A \mid B \mid I} : (A \to B) \to [A]_I \to [B]_I
zip_{A \mid B \mid I} : [A]_I \to [B]_I \to [A \times B]_I
reduce_{A I}: ((A \times A) \to A) \to A \to [A]_I \to [A]_1
split_{A_I}: (n: size) \to [A]_{n \times I} \to [[A]_n]_I
join_{A \mid I \mid I} : [[A]_I]_J \to [A]_{I \times J}
iterate_{A,I,J}: (n:size) \rightarrow ((m:size) \rightarrow [A]_{I \times m} \rightarrow [A]_m) \rightarrow
                                        [A]_{I^n \times J} \to [A]_J
reorder_{A,I}: [A]_I \to [A]_I
```



THE UNIVERSITY of EDINBURGH

informatics

1 High-Level Programs



 $asum = reduce (+) \ 0 \circ map \ abs$

 $dot = \lambda \ xs \ ys.(reduce \ (+) \ 0 \circ map \ (*)) \ (zip \ xs \ ys)$

```
gemv = \lambda \ mat \ xs \ ys \ \alpha \ \beta.map \ (+) \ (zip \ (map \ (scal \ \alpha \circ dot \ xs) \ mat) \ (scal \ \beta \ ys) \ )
```

the university of edinburgh informatics



Example Parallel Reduction ③ void reduce6(global float* g_idata, global float* g_odata, unsigned int n (1)unsigned int tid = get_local_id(0); unsigned int i = get_group_id(0) * (get_local_size(0)*2) + get_local_id(0); unsigned int gridSize = WG_SIZE * get_num_groups(0); l_data[tid] = 0; rewrite rules code generation while (i < n) {
 l_data[tid] += g_idata[i];</pre> if (i + WG_SIZE < n)</pre> l_data[tid] += g_idata[i+WG_SIZE]; += gridSize; } (2)barrier(CLK_LOCAL_MEM_FENCE); **if** (WG SIZE >= 256) { $vecSum = reduce \circ join \circ map-workgroup$ if (tid < 128) {
 l data[tid] += l data[tid+128]; }</pre> join o toGlobal (map-local (map-seq id)) o split 1 o ioin 0 mav-warv (**if** (WG_SIZE >= 128) { join \circ map-lane (reduce-seq (+) 0) \circ split 2 $\,\circ$ reorder-stride 1 \circ if (tid < 64) {
 l data[tid] += l_data[tid+ 64]; }</pre> join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 2 \circ *join* \circ *map-lane* (*reduce-seq* (+) 0) \circ *split* 2 \circ *reorder-stride* 4 \circ join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 8 \circ join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stride 16 o if (WG_SIZE >= 64) {
 l_data[tid] += l_data[tid+32]; } *join* \circ *map-lane* (*reduce-seq* (+) 0) \circ *split* 2 \circ *reorder-stride* 32 **if** (WG_SIZE >= 32) {) o split 64 o join \circ map-local (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 64 \circ if (WG_SIZE >= 16) { $join \circ toLocal (map-local (reduce-seq (+) 0)) \circ$ split (blockSize/128) o reorder-stride 128 if (WG_SIZE >= 8) {
 l_data[tid] += l_data[tid+ 4]; }) o split blockSize if (WG_SIZE >= 4) {
 l_data[tid] += l_data[tid+ 2]; } $if(WG ST7F \ge 2)$ **if** (tid == 0)

Example Parallel Reduction ③ void reduce6(global float* g_idata, global **float*** g_odata, unsigned int n, local volatile float* l_data) { vecSum = reduce (+) 0unsigned int tid = get_local_id(0); (1)unsigned int i = unsigned int gridSize = WG_SIZE * get_num_groups(0); l_data[tid] = 0; rewrite rules code generation while (i < n) { l data[tid] += g idata[i];</pre> if (i + WG_SIZE < n)</pre> l_data[tid] += g_idata[i+WG_SIZE]; i += gridSize; } barrier(CLK_LOCAL_MEM_FENCE); (2)if (WG_SIZE >= 256) { if (tid < 128) { $vecSum = reduce \circ join \circ map-workgroup$ l data[tid] += l data[tid+128]; } join o toGlobal (map-local (map-seq id)) o split 1 o barrier(CLK_LOCAL_MEM_FENCE); } join o map-warp (**if** (WG_SIZE >= 128) { join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 1 \circ if (tid < 64) { l_data[tid] += l_data[tid+ 64]; } barrier(CLK_LOCAL_MEM_FENCE); }</pre> join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 2 \circ join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 4 \circ join \circ map-lane (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 8 \circ **if** (tid < 32) { join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stride 16 o if (WG_SIZE >= 64) { l_data[tid] += l_data[tid+32]; } *join* \circ *map-lane* (*reduce-seq* (+) 0) \circ *split* 2 \circ *reorder-stride* 32 **if** (WG_SIZE >= 32) {) o split 64 o l_data[tid] += 1_data[tid+16]; } join \circ map-local (reduce-seq (+) 0) \circ split 2 \circ reorder-stride 64 \circ **if** (WG_SIZE >= 16) { join \circ toLocal (map-local (reduce-seq (+) 0)) \circ l_data[tid] += 1_data[tid+ 8]; } split (blockSize/128) o reorder-stride 128 if (WG_SIZE >= 8) { l_data[tid] += l_data[tid+ 4]; }) o split blockSize if (WG_SIZE >= 4) { l_data[tid] += l_data[tid+ 2]; } if (WG_SIZE >= 2) { l_data[tid] += l_data[tid+ 1]; } } if (tid == 0) g_odata[get_group_id(0)] = l_data[0]; THE UNIVERSITY of EDINBURGH

2 Algorithmic Rewrite Rules

34

- Provably correct rewrite rules
- Express algorithmic implementation choices

Split-join rule:

informatics

 $map \ f \to join \circ map \ (map \ f) \circ split \ n$

Map fusion rule: $map \ f \circ map \ g \to map \ (f \circ g)$

Reduce rules:

reduce $f \ z \rightarrow$ reduce $f \ z \circ$ reduce Part $f \ z$

 $\begin{array}{l} reducePart \ f \ z \to reducePart \ f \ z \circ reorder \\ reducePart \ f \ z \to join \ \circ map \ (reducePart \ f \ z) \circ split \ n \\ reducePart \ f \ z \to iterate \ n \ (reducePart \ f \ z) \end{array}$



35

② OpenCL Primitives

② OpenCL Rewrite Rules

Primitive	OpenCL concept	 Express low-level implementation and opt 	imisation choices
mapGlobal	Work-items		
map Work group	Work-groups (local threads)	$map \ f \to map Workgroup \ f \mid map Local \ f \mid map$	$Global \ f \ \ mapSe$
mapLocal	mapLocal work-groups	Local/ global memory rules:	
mapSeq	Sequential implementations	$mapLocal \ f \to toLocal \ (mapLocal \ f) \qquad maple$	$Local f \to toGloba$
reduceSeq		Vectorisation rule: $map \ f \rightarrow joinVec \circ map \ (map Vec \ f) \circ splitVec \ n$	
toLocal, toGlobal	Memory areas	Fusion rule:	-
map Vec, split Vec, join Vec	Vectorization	$reduceSeq \ f \ z \circ mapSeq \ g \rightarrow reduceSeq \ (\lambda \ (acc, x)).$	
THE UNIVERSITY of EDINBURGH	37	THE UNIVERSITY of EDINBURGH INFORMATICS 38	
Example Parallel Reduc	ction (3) kernel void reduce6(global float* g_idata, global float* g_odata, unsigned int n	Example Parallel Reduction 3	educe6(global float * g_idat; global float * g_odat; unsigned in t
	<pre>ulocal volatile float* l_data) { unsigned int tid = get_local_id(0); unsigned int i = get_group_id(0) * (get_local_size(0)*2) get_group_id(0) * (get_local_size(0)*2)</pre>		<pre>local volatile float gned int tid = get_local_id gned int i = t_group_id(0) * (get_local_i + get local i</pre>
rewrite rules code ger	<pre>unsigned int gridSize = WG_SIZE * get_num_groups(0); L_data[tid] = 0; while (i < n) { L_data[tid] += g_idata[i]; if (i + WG_SIZE]; L_data[tid] += g_idata[i+WG_SIZE]; } }</pre>	rewrite rules code generation	<pre>gned int gridSize = SIZE * get_num_groups(0); ta[tid] = 0; e (i < n) { data[tid] += g_idata[i]; (i + WG_SIZE < n) L_data[tid] += g_idata[i+WG.</pre>
2	<pre>i += grussize; } barrier(CLK_LOCAL_MEM_FENCE); if (WG_SIZE >= 256) {</pre>	2 if ()	<pre>weighted state is a state in the state is a state</pre>
<pre>vecSum = reduce o join o map-workgroup (join o toGlobal (map-local (map-seq id)) o split 1 o join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-lane (reduce-seq (+) 0) o split 2 o reorder-stria join o map-local (reduce-seq (+) 0) o split 2 o reorder-stride 0 join o toLocal (map-local (reduce-seq (+) 0)) o split (blockSize/128) o reorder-stride 128) o split blockSize</pre>	<pre>if (tid < 128) { L_dtat[tid] += L_dtat[tid+128]; } barrier(CLK_LOCAL_MEM_FENCE); } if (WG_SIZE >= 128) { L_dtat[tid] += L_dtat[tid+64]; } L_dtat[tid] += L_dtat[tid+64]; } barrier(CLK_LOCAL_MEM_FENCE); } if (tid < 32) { if (tid < 32) { if (tid < 32) { if (tid < 32) {</pre>	<pre>vecSum = reduce o join o map-workgroup (</pre>	<pre>(tid < 128) { (tid < 128) {</pre>
4 <u>4197</u> 8.	<pre>L_data[tid] += L_data[tid+ 2]; } if (WG_SIZE >= 2) { L_data[tid] += L_data[tid+ 1]; } if (tid == 0) g odata[get group id(0)] = 1 data[0]:</pre>	if if	<pre>L_data[tid] += L_data[tid+ : (WG_SIZE >= 2) { L_data[tid] += L_data[tid+ : tid == 0) odata[get group id(0)] = L</pre>

39

IE UNIVERSITY of EDINBURGH

informatics

 \rightarrow mapWorkgroup $f \mid$ mapLocal $f \mid$ mapGlobal $f \mid$ mapSeq fglobal memory rules: $cal \ f \to toLocal \ (mapLocal \ f)$ $mapLocal \ f \to to Global \ (mapLocal \ f)$ isation rule: $f \rightarrow join Vec \circ map \ (map Vec \ f) \circ split Vec \ n$ rule: $eSeq \ f \ z \circ mapSeq \ g \rightarrow reduceSeq \ (\lambda \ (acc, x). \ f \ (acc, g \ x)) \ z$ VERSITY of EDINBURGH ormatics 38 le Parallel Reduction ③ void reduce6(global float* g_idata, global **float**∗ g_odata, unsigned int n, local volatile float* l_data) { sum = reduce (+) 0unsigned int tid = get_local_id(0); unsigned int i = unsigned int gridSize =
 WG_SIZE * get_num_groups(0);
l_data[tid] = 0; e rules code generation



40

THE UNIVERSITY of EDINBURGH

informatics







Rewrite rules define a space of possible implementations



reduce (+) $0 \circ join \circ map$ (*reducePart* (+) 0) \circ *split* n

Rewrite rules define a space of possible implementations



46

Search Strategy

reduce $(+) 0 \circ reducePart (+) 0$

reduce (+) $0 \circ join \circ map$ (*reducePart* (+) 0) \circ *split* n

measure performance

generate code

execute ...

apply rule

reduce (+) 0 \circ *iterate* n (*reducePart* (+) 0)

(1)

• Fully automated search for good implementations possible

• Apply one rule and randomly sample subtree

· Repeat for node with best performing subtree

2



45

Search Strategy

- For each node in the tree:
 - Apply one rule and randomly sample subtree
 - Repeat for node with best performing subtree

 $reduce (+) 0 \circ reducePart (+) 0$ $1 \quad apply rule$ $reduce (+) 0 \circ reducePart (+) 0 \circ reorder$ reduce (+)

reduce (+) $0 \circ$ *iterate* n (*reducePart* (+) 0)

/ reduce (+) 0 \circ join \circ map (reducePart (+) 0) \circ split n

generate code execute measure performance

the university of edinburgh informatics



informatics

For each node in the tree:

reduce (+) 0 \circ reducePart (+) 0 \circ reorder

Search Strategy

- For each node in the tree:
 - Apply one rule and randomly sample subtree
 - Repeat for node with best performing subtree

Search Strategy

- For each node in the tree:
 - Apply one rule and randomly sample subtree
 - Repeat for node with best performing subtree



• Search on: Nvidia GTX 480 GPU, AMD Radeon HD 7970 GPU, Intel Xeon E5530 CPU





Search Results Search Efficiency

Performance Results vs. Portable Implementation



- Overall search on each platform took < 1 hour
- Average execution time per tested expression < 1/2 second



• Up to 20x speedup on fairly simple benchmarks vs. portable clBLAS implementation







54

Summary

- DSLs simplify programming but also enable optimisation opportunities
- Algorithmic skeletons allow for structured parallel programming
- OpenCL code is not performance portable
- Our code generation approach uses
 - functional high-level primitives,
 - * OpenCL-specific low-level primitives, and
 - rewrite-rules to generate performance portable code.
- Rewrite-rules define a space of possible implementations
- Performance on par with specialised, highly-tuned code

Michel Steuwer - michel.steuwer@ed.ac.uk

Performance Results

vs. Hardware-Specific Implementations



- Automatically generated code vs. expert written code
- Competitive performance vs. highly optimised implementations
- Up to 4.5x speedup for gemv on AMD



