


Compiling Techniques

Lecture 9: Intermediate Representations

Christophe Dubach

Intermediate Representations



- * Front end produces an intermediate representation (IR)
- Middle end transforms the IR into an equivalent IR that runs more efficiently
- * Back end transforms the IR into native code
- * IR encodes the compiler's knowledge of the program
- * Middle end usually consists of several passes

Important Properties

- Decisions in IR design affect the speed and efficiency of the compiler
- * Some important IR properties
 - * Ease of generation
 - * Ease of manipulation
 - * Procedure size
 - Freedom of expression
 - * Level of abstraction
- * The importance of different properties varies between compilers
 - * Selecting an appropriate IR for a compiler is critical

Types of IRs

* Structural

- Graphically oriented
- * Heavily used in source-to-source translator
- * Tend to be large
- * Examples: Trees, DAGs

* Linear


- Pseudo-code for an abstract machine, level of abstraction varies
- * Simple, compact data structures, easier to rearrange
- * Examples: 3-address code, stack machine code

* Hybrid

- Combination of graphs and linear code
- * Example: control-flow graph

Level of Abstraction

- * The level of detail exposed in an IR influences the profitability and feasibility of different optimisations.
- * Two different representations of an array reference:




High level AST: Good for memory disambiguation

Low level linear code: Good for address calculation


Level of Abstraction

- * Structural IRs are usually considered high-level
- * Linear IRs are usually considered low-level
- * Not necessarily true:



Abstract Syntax Tree


* An AST is the procedure's parse tree with the nodes for most non-terminal nodes removed:



- * Can use linearised form of the tree
 - * Easier to manipulate than pointers
 - * x 2 y * in postfix form
 - * * 2 y x in prefix form

Directed Acyclic Graph

* A directed acyclic graph (DAG) is an AST with a unique node for each value:



Same expression twice means that the compiler might arrange to evaluate it just once!

- * Makes sharing explicit
- * Encodes redundancy

Stack Machine Code

Originally used for stack-based computers, now JVM

| Example: | | push x |
|-----------|--|---------------|
| x - 2 * y | | push 2 push y |
| | | multiply |
| | | subtract |

- * Advantages
 - Compact form
 - * Introduced names are implicit, not explicit
 - * Simple to generate and execute code
- * Implicit names take up no space, but explicit ones do!
- * Useful where code is transmitted over slow communication links (the net)

- * 256 possible opcodes
- * Instructions fall into a number of broad groups:
 - * Load and store (e.g. aload_0,istore)
 - * Arithmetic and logic (e.g. ladd,fcmpl)
 - * Type conversion (e.g. i2b,d2i)
 - * Object creation and manipulation (new,putfield)
 - * Operand stack management (e.g. swap,dup2)
 - * Control transfer (e.g. ifeq,goto)
 - * Method invocation and return (e.g. invokespecial, areturn)
- * There are also a few instructions for a number of more specialised tasks such as exception throwing, synchronisation, etc.

* Stack-oriented

* JVM Bytecode

0 iload 1

1 iload 2

2 jadd

3 istore_3

x86 assembly (for comparison)

add eax, edx mov ecx, eax

*Java:

```
outer:
for (int i = 2; i < 1000; i++) {
    for (int j = 2; j < i; j++) {
        if (i % j == 0)
            continue outer;
    }
    System.out.println (i);
}</pre>
```

*JVM Bytecode

```
// 2
    iconst_2
                                       outer:
0:
                                        for (int i = 2; i < 1000; i++) {
                      // i = 2
1: istore 1
                                            for (int j = 2; j < i; j++) {
                      // i
2: iload_1
                      // 1000
                                               if (i % i == 0)
3: sipush 1000
             44 // if (i < 1000)
                                                   continue outer;
6: if_icmpge
9: iconst_2
                      // 2
                                            System.out.println (i);
                      // j = 2
10: istore 2
                      // j
11: iload_2
                     // i
12: iload 1
                  31 // j < i
13: if_icmpge
                      // i
16: iload 1
17: iload 2
                      // j
                      // i % j
18: irem
19: ifne 25
                      // if (i % j)
22: goto 38
                      // continue
    iinc 2, 1
25:
                      // j++
28:
    goto
           11
                      // end of j loop
31: getstatic #84; // Field java/lang/System.out:Ljava/io/PrintStream;
                      // i
34: iload 1
35: invokevirtual #85; // Method java/io/PrintStream.println:(I)V
38:
    iinc 1, 1
                      // i++
41:
                      // end of i loop
    goto
44:
    return
```

Three Address Code

* In general, three address code has statements of the form: x ← y op z
 With 1 operator (op) and, at most, 3 names (x, y, & z)

a = t3

$$a = b * c + b * d;$$

$$t1 = b * c;$$

$$t2 = b * d;$$

$$t3 = t1 + t2;$$

- * Advantages:
 - * Resembles many machines
 - * Introduces a new set of names
 - * Compact form

Example: LLVM IR

* def foo(a b) a*a + 2*a*b + b*b;

```
define double @foo(double %a, double %b) {
entry:
    %multmp = fmul double %a, %a
    %multmp1 = fmul double 2.000000e+00, %a
    %multmp2 = fmul double %multmp1, %b
    %addtmp = fadd double %multmp, %multmp2
    %multmp3 = fmul double %b, %b
    %addtmp4 = fadd double %addtmp, %multmp3
    ret double %addtmp4
}
```

Quadruples

- * Naïve representation of three address code
 - * Table of k * 4 small integers
 - Simple record structure
 - * Easy to reorder
 - Explicit names

```
load r1, y
loadI r2, 2
mult r3, r2, r1
load r4, x
sub r5, r4, r3
```


| load | 1 | У | |
|-------|---|---|---|
| loadi | 2 | 2 | |
| mult | 3 | 2 | 1 |
| load | 4 | X | |
| sub | 5 | 4 | 2 |

RISC assembly code

Quadruples

SSA: Static Single Assignment Form

- * The main idea: each name defined exactly once
- * Introduce φ-functions to make it work



- * Strengths of SSA form
 - * Sharper analysis
 - * φ-functions give hints about placement
 - * enable many optimisations:
 e.g. constant propagation, dead code elimination, strength reduction

Two Address Code


- * Allows statements of the form x ← x op y
- * Has 1 operator (op) and, at most, 2 names (x and y)

* Problems

- * Machines no longer rely on destructive operations
- * Difficult name space
- * Destructive operations make reuse hard
- * Good model for machines with destructive ops (PDP-11)


Control-Flow Graphs

- Models the transfer of control in the procedure
- Nodes in the graph are basic blocks
 - Can be represented with three address code or any other linear representation
 - * Edges in the graph represent control flow



Multiple IRs

- Repeatedly lower the level of the intermediate representation
 - * Each intermediate representation is suited towards certain optimisations



- * Example: the Open64 compiler
 - * WHIRL intermediate format
 - Consists of 5 different IRs that are progressively more detailed

Memory Models

- * Register-to-register model
 - Keep all values that can legally be stored in a register in registers
 - * Ignore machine limitations on number of registers
 - * Compiler back-end must insert loads and stores
- * Memory-to-memory model
 - Keep all values in memory
 - Only promote values to registers directly before they are used
 - * Compiler back-end can remove loads and stores
- Compilers for RISC machines usually use register-to-register
 - Reflects programming model
 - * Easier to determine when registers are used

The Rest of the Story

- * Representing the code is only part of an IR
- * There are other necessary components
 - Symbol table
 - * Constant table
 - * Representation, type
 - * Storage class, offset
 - * Storage map
 - Overall storage layout
 - Overlap information
 - * Virtual register assignments