

• Why Multiprocessors?

A bit of history...

Back to the early 2000s....

 Intel supposed to come up their with their new processors (Tejas and Jayhawk) clocked at 5-10 GHz.





Back to the early 2000s....

 Intel supposed to come up with their new processors (Tejas and Jayhawk) clocked at 5-10 GHz.

Instead:



ORDERING





## Why multiprocessors?

- ILP Wall
  - Limitation of ILP in programs
  - Complexity of superscalar design
- Power Wall
  - ~100W/chip with conventional cooling
- Cost-effectiveness:
  - Easier to connect several ready processors than designing a new, more powerful, processors


## Chip multiprocessors (CMPs):

the dividends of Moore's Law


Billions of transistors per chip affords many (10-100s) of cores

## Today's Chip Multiprocessors





### Intel Xeon Phi: 72 cores (aka Knight's Landing)



#### Oracle M7: 32 cores



Exynos 7 (Samsung): 8 cores



## Software must expose the parallelism

- Programmers need to write parallel programs
- Legacy code need to be parallelized

...as hard as any (problem) that computer science has faced.



John Hennessy: recipient of the 2018 Turing Award

Amdahl's Law and Efficiency



 Let: F → fraction of problem that can be parallelized S<sub>par</sub> → speedup obtained on parallelized fraction P → number of processors



e.g.: 16 processors (S<sub>par</sub> = 16), F = 0.9 (90%),

$$S_{overall} = \frac{1}{(1-0.9) + \frac{0.9}{16}} = 6.4$$
 Efficiency =  $\frac{6.4}{16} = 0.4 (40\%)$ 




- "Embarrassing" parallelism: little effort is required to generate a correct, completely parallel algorithm
  - E.g. find a unique key in an unsorted dataset.
     Each thread processes a fixed number of sequential elements until a key is found or dataset is exhausted.
- But what if threads need to communicate?
  - E.g., producer-consumer communication
     Consider a database query in which one thread extracts students taking a particular class, and passes the results to another thread that computes their GPA.

Inter-processor Communication Models



Shared memory



Inter-processor Communication Models



Shared memory

Producer (p1)

flag = 0; ... data = 10; flag = 1; Consumer (p2)

flag = 0;

...
while (!flag) {}
x = data \* y;

Message passing

Producer (p1) ... data = 10; send(p2, data, label); Consumer (p2) ... receive(p1, b, label); x = b \* y;




## Shared memory pros

- Easier to program
  - correctness first, performance later
- Shared memory cons
  - Synchronization complex
  - Communication implicit  $\rightarrow$  harder to optimize
  - Must guarantee coherence




- Cache Coherence
  - Caches + multiprocessers  $\rightarrow$  stale values
  - System must behave correctly in the presence of caches → RAW, WAR and WAW dependencies must be observed across <u>all</u> threads
    - Operations are on memory addresses: renaming not an option
- Memory Consistency
  - How are memory operations to <u>different</u> memory addresses orders?
- Primitive synchronization
  - Memory fences: memory ordering on demand
  - Atomic operations (e.g., Read-Modify-Write): support for locks (to protect critical sections)






p2 should be able to see the latest value of flag & data





If p2 sees the update to flag, will p2 see the update to data?





#### The <u>memory fence</u> ensures that loads and stores are correctly ordered across threads

Inf3 Computer Architecture - 2017-2018



- Types of parallelism
- Uniprocessor parallelism (advance concepts)
- Shared memory multiprocessors
  - Cache coherence and Consistency
  - Synchronization and transactional memory
- Hardware Multithreading
- Vector processors and GPUs
- Supercomputer and Datacentre architectures (if time permits)

# The End!



- Student feedback questionnaires <u>https://edin.ac/CEQ</u>
  - We listen! Please provide feedback.
- Exam: May 1, 09:30 to 11:30
  - Similar in format and spirit to previous years