Computer Architecture - tutorial 3 [TUTOR COPY]

Context, Objectives and Organization

Supplements material from Lecture 6 (Handling hazards).

The goals of the quantitative exercises in this tutorial are: to obtain familiarity with the process of identifying hazards (E1), and to review and apply the operation of different types of branch predictors (E2).

E1: individual – 10 mins

Problem

Consider the following MIPS code fragments, each containing two instructions. For each code fragment identify the type of hazard that exists between the two instructions and the registers involved.

a.

LD R1, 0(R2) DADD R3, R1, R2 b. MULT R1, R2, R3 DADD R1, R2, R3 c. MULT R1, R2, R3 MULT R1, R2, R3

d.

DADD R1, R2, R3 SD 2000(R0), R1

e.

DADD R1, R2, R3 SD 2000(R1), R4

Solution

Inf3 Computer Architecture

- a. RAW: add requires the value of R1 returned by ld
- b. WAW: add modifies the value of R1 that is also computed by mul
- c. structural hazard for multiplier
- d. RAW: sd requires (in MEM stage) the value of R1 computed by add

e. RAW: sd requires (in ALU stage) the value of R1 computed by add

E2: groups of 2 - 15 minutes

Problem

a. Explain the behaviour of a 2-bit saturating counter branch predictor. Show the state of the predictor and the transition for each outcome of the branch.

b. Consider the following code:

```
for (i=0; i<N; i++)
if (x[i] == 0)
y[i] = 0.0;
else
y[i] = y[i]/x[i];</pre>
```

Assume that the assembly code generated is then:

loop: L.D F1, 0(R2) L.D F2, 0(R3) BNEZ F1, else F2, F0, F0 ADD.D RO, fall BEZ F2, F2, F1 else: DIV.D fall: DADDI R2, R2, 8 DADDI R3, R3, 8 R1, R1, 1 DSUBI -8(R3), F2 S.D BNEZ R1, loop

where:

- the value of N is already stored in R1
- the base addresses for x and y are stored in R2 and R3, respectively

tutorial 3 - week 5

Inf3 Computer Architecture

- register F0 contains the value 0
- register R0 (always) contains the value 0

Assuming that every other element of x has the value 0, starting with the first one, show the outcomes of predictions when a 2-bit saturating counter is used to predict the inner branch BNEZ F1, else. Assume that the initial value of the counter is 00.

c. FOR NEXT YEARS (not used in 2016-17)

Assuming the loop is executed a very large number of times, how well would a 2-level adaptive predictor perform given enough GHR bits? How many GHR bits are needed for best performance and minimal training time?

Solution

current counter value	prediction	actual outcome	new counter value
00	NT	NT	00
00	NT	Т	01
01	NT	NT	00
01	NT	Т	10
10	Т	NT	01
10	Т	Т	11
11	Т	NT	10
11	Т	Т	11

a. 2-bit saturating counter branch predictor

b. 2-bit counter prediction rate

Iteration	current counter value	prediction	actual outcome	new counter value
1	00	NT	NT	00 (hit)
2	00	NT	Т	01 (miss)
3	01	NT	NT	00 (hit)
4	00	NT	Т	01 (miss)
			•••	

c. 2-level adaptive predictor

Once trained, the 2-level predictor will reach 100% prediction rate.

Inf3 Computer Architecture

Exactly 5 GHR bits are necessary. The reason is that the branch pattern repeats every two loops, with the even iterations (0, 2, 4, ..) executing three branches, and odd iterations skipping over BEZ. The repeating branch pattern is $0 \ 1 \ 1 \ 1 \ 1$.

While a GHR with more bits would also converge to 100% prediction rate, it would take more iterations to train.

2017. Boris Grot, Vijay Nagarajan, Nigel Topham and Marcelo Cintra.