

Memory system and processor performance:

CPU time = $IC \times CPI \times Clock$ time \longrightarrow **CPU** performance eqn.

$$CPI = CPI_{ld/st} \times \frac{IC_{ld/st}}{IC} + CPI_{others} \times \frac{IC_{others}}{IC}$$

CPI_{ld/st} = **P**ipeline time + **Average memory access time (AMAT)**

 $AMAT = Hit time + Miss rate x Miss penalty \longrightarrow Memory performance eqn.$

- Improving memory hierarchy performance:
 - Decrease hit time
 - Decrease miss rate
 - Decrease miss penalty



Assume we have a computer where the CPI is 1 when all memory accesses hit in the cache. Data accesses (ld/st) represent 50% of all instructions. If the miss penalty is 25 clocks and the miss rate is 2%, how much faster would the computer be if all instructions were cache hits?

[H&P 5th ed, B.1]



Answer First compute the performance for the computer that always hits:

CPU execution time = (CPU clock cycles + Memory stall cycles) × Clock cycle = $(IC \times CPI + 0) \times Clock cycle$ = $IC \times 1.0 \times Clock cycle$

Now for the computer with the real cache, first we compute memory stall cycles:

Memory stall cycles = $IC \times \frac{Memory accesses}{Instruction} \times Miss rate \times Miss penalty$ = $IC \times (1 + 0.5) \times 0.02 \times 25$ = $IC \times 0.75$

where the middle term (1 + 0.5) represents one instruction access and 0.5 data accesses per instruction. The total performance is thus

CPU execution time_{cache} =
$$(IC \times 1.0 + IC \times 0.75) \times Clock cycle$$

= $1.75 \times IC \times Clock cycle$

The performance ratio is the inverse of the execution times:

$$\frac{\text{CPU execution time}_{\text{cache}}}{\text{CPU execution time}} = \frac{1.75 \times \text{IC} \times \text{Clock cycle}}{1.0 \times \text{IC} \times \text{Clock cycle}} = 1.75$$


The computer with no cache misses is 1.75 times faster.



Cache miss classification: the "three C's"

- Compulsory misses (or cold misses): when a block is accessed for the first time
- Capacity misses: when a block is not in the cache because it was evicted because the cache was full
- Conflict misses: when a block is not in the cache because it was evicted because the cache set was full
 - Conflict misses only exist in direct-mapped or set-associative caches
 - In a fully associative cache, all non-compulsory misses are capacity misses






- Miss rates are very small in practice (caching is effective!)
- Miss rates decrease significantly with cache size
 - Rule of thumb: miss rates change in proportion to $\sqrt{}$ of cache size e.g., 2x cache $\rightarrow \sqrt{2}$ fewer misses
- Miss rates decrease with set-associativity because of reduction in conflict misses



Technique 1: Large block size

- Principle of spatial locality \rightarrow other data in the block likely to be used soon
- Reduce cold miss rate
- May increase conflict and capacity miss rate for the same cache size (fewer blocks in cache)
- Increase miss penalty because more data has to be brought in each time
- Uses more memory bandwidth





H&P Fig. 5.16

- Small caches are very sensitive to block size
- Very large blocks (> 128B) never beneficial
- 64B is a sweet spot → common choice in today's processors



Technique 2: Prefetching


- Idea: bring into the cache <u>ahead of time</u> data or instructions that are likely to be used soon
- Reduce cold misses
- Uses more memory bandwidth
- May increase conflict and capacity miss rates (cache pollution)
 - Can use a prefetch buffer to avoid polluting the cache
- Does not increase miss penalty (prefetch is handled after main cache access is completed)



- Hardware prefetching: hardware automatically prefetches cache blocks on a cache miss
 - No need for extra prefetching instructions in the program
 - Effective for regular accesses, such as instructions
 - E.g., next blocks prefetching, stride prefetching
- Software prefetching: compiler inserts instructions at proper places in the code to trigger prefetches
 - Requires new IS instructions for prefetching (nonbinding prefetch)
 - Adds instructions to compute the prefetching addresses and to perform the prefetch itself (<u>prefetch overhead</u>)
 - E.g., data prefetching in loops, linked list prefetching



 E.g., prefetching in loops: Brings the next required block, two iterations ahead of time (assuming each element of x is 4-bytes long and the block has 64 bytes).



• E.g, linked-list prefetching: Brings the next object in the list

```
while (student) {
   student->mark = rand();
   student = student->next;
}
while (student) {
   prefetch(student->next);
   student->mark = rand();
   student=student->next;
  }
```




Technique 3: High associativity caches

- More options for block placement \rightarrow fewer conflicts
- Reduce conflict miss rate
- May increase hit access time because tag match takes longer
- May increase miss penalty because replacement policy is more involved

Cache Misses vs. Associativity






- Small caches are very sensitive to associativity
- In all cases more associativity decreases miss rate, but little difference between 4-way and fully associative




Technique 4: Compiler optimizations

 E.g., merging arrays: may improve spatial locality if the fields are used together for the same index




- E.g., loop fusion: improves temporal locality



x:




 E.g., blocking: change row-major and column-major array distributions to block distribution to improve spatial and temporal locality



Poor temporal locality

Poor spatial and temporal locality





Better temporal locality

X:



• Memory system and processor performance:

CPU time = $IC \times CPI \times Clock$ time \longrightarrow **CPU** performance eqn.


Avg. mem. time = Hit time + Miss rate x Miss penalty \longrightarrow Memory performance eqn.

- Improving memory hierarchy performance:
 - Decrease hit time
 - Decrease miss rate (block size, prefetching, associativity, compiler)
 - Decrease miss penalty



Technique 1: Victim caches


- (Can also considered to reduce miss rate)
- Very small cache used to capture evicted lines from cache
- In case of cache miss the data may be found quickly in the victim cache
- Typically 8-32 entries, fully-associative
- Access victim cache in series or in parallel with main cache. Trade-off?





Technique 2: giving priority to reads over writes


- The value of a read (load instruction) is likely to be used soon, while a write does not affect the processor
 - Key insight: writes are "off the critical path" and their latency doesn't usually matter. Thus, don't stall for writes!
- Idea: place write misses in a <u>write buffer</u>, and let read misses overtake writes
 - Flush the writes from the write buffer when pipeline is idle or when buffer full
- Reads to the memory address of a pending write in the buffer now become hits in the buffer:





Technique 3: early restart and critical word first


- On a read miss, processor will need just the loaded word (or byte) very soon, but processor has to wait until the whole block is brought into the cache
- Early restart: as soon as the requested word arrives in the cache, send it to the processor and then continue reading the rest of the block into the cache





Technique 3: early restart and critical word first

- On a read miss processor will need just the loaded word (or byte) very soon, but processor has to wait until the whole block is brought into the cache
- Early restart: as soon as the requested word arrives in the cache, send it to the processor and then continue reading the rest of the block into the cache
- Critical word first: get the requested word first from the memory, send it asap to the processor and then continue reading the rest of the block into the cache






Technique 4: non-blocking (or lockup-free) caches

- Non-blocking caches: other memory instructions can overtake a cache miss instruction
 - Cache can service multiple hits while waiting on a miss: "hit under miss"
 - More aggressive: cache can service multiple hits while waiting on multiple misses: "miss under miss" or "hit under multiple misses"
- Cache and memory must be able to service multiple requests concurrently
 - Desirable in the context of dynamically scheduled (or out-of-order) processors, covered later in the semester
- Must keep track of multiple <u>outstanding memory operations</u>
- Increased hardware complexity

Non-blocking Caches





- Significant improvement from small degree of outstanding memory operations
- Some applications benefit from large degrees



Technique 5: second level caches (L2)

- Gap between main memory and L1 cache speeds is increasing
- L2 makes main memory appear to be faster if it captures most of the L1 cache misses
 - L1 miss penalty becomes L2 hit access time if hit in L2
 - L1 miss penalty higher if miss in L2
- L2 considerations:
 - 256KB 1MB capacity
 - ~10 cycles access time
 - Higher associativity (e.g., 8-16 ways) possible. Why?
 - Higher miss rate than L1. Why?
- L3 caches now standard on laptop/desktop/server processors
 - 30+ cycle access time
 - 2-20+ MB capacity
 - Very high associativity (16-32 ways)



Memory subsystem performance:


Avg. mem. time = Hit time_{L1} + Miss rate_{L1} x Miss penalty_{L1}

Miss penalty_{L1} = Hit time_{L2} + Miss rate_{L2} x Miss penalty_{L2}

 \therefore Avg. mem. time = Hit time_{L1} + Miss rate_{L1} x (Hit time_{L2} + Miss rate_{L2} x Miss penalty_{L2})

- Miss rates:
 - Local: the number of misses divided by the number of requests to the cache
 - E.g., Miss rate_{L1} and Miss rate_{L2} in the equations above
 - Usually not so small for lower level caches
 - Global: the number of misses divided by the total number of requests from the CPU
 - E.g, L2 global miss rate = Miss rate_{L1} x Miss rate_{L2}
 - Represents the aggregate effectiveness of the cache hierarchy





- L2 caches must be much bigger than L1
- Local miss rates for L2 are larger than for L1 and are not a good measure of overall performance



• Memory system and processor performance:

CPU time = $IC \times CPI \times Clock$ time \longrightarrow **CPU** performance eqn.

Avg. mem. time = Hit time + Miss rate x Miss penalty \longrightarrow Memory performance eqn.

- Improving memory hierarchy performance:
 - Decrease hit time
 - Decrease miss rate (block size, prefetching, associativity, compiler)
 - Decrease miss penalty (victim caches, reads over writes, prioritize critical word, non-blocking caches, additional cache levels)



Technique 1: small and simple caches


- Small caches fit on-chip \rightarrow signals take a long time to go off-chip
- Low associativity caches have few tags to compare against the requested data
- Direct mapped caches have only one tag to compare and comparison can be done in parallel with the fetch of the data



Technique 2: virtual-addressed caches

 Programs use virtual addresses for data, while main memory uses physical addresses → addresses from processor must be translated at some point

Discussed in "Virtual Memory" lecture (next!)



Cache Performance Techniques



technique	miss rate	miss penalty	hit time	complexity
large block size	\odot	$\overline{\mathbf{O}}$		\odot
high associativity	\odot		$\overline{\mathbf{S}}$	$\overline{\mathbf{S}}$
victim cache	©	\odot		$(\dot{\mathbf{S}})$
hardware prefetch	\odot			(;)
compiler prefetch	\odot			(;)
compiler optimizations	\odot			(;)
prioritisation of reads		\odot		(;;)
critical word first		\odot		::
nonblocking caches		\odot		(;;)
L2 caches		\odot		::
small and simple caches	\odot		\odot	©
virtual-addressed caches			\odot	$\overline{\mathbf{i}}$