

4. N.P. Topham, Secrets of the ARC 700 Revealed, Embedded Processor Forum, 2004.













During 2006, ARC and ICSA have been collaborating on the design of a scalable multi-core media processor architecture. This was announced in October 2006 and will form the basis of a range of platforms for very high performance media processing.

Each CPU can control up to 8 independent Media Processors. A new and novel interconnection protocol supports event-driven processing directly in hardware, and achieves extremely low latency communication – as seen by software.

Products based on this architecture will be announced in 2007.





The ARC Video Processor

In 2005, ARC and ICSA collaborated on the architecture of a high performance, low power, configurable media processor targeting mobile video applications. The ARC Video and ARC Sound Advanced products are now in production and licensed to a number of fabless semiconductor companies developing portable media devices.

A number of innovative architectural concepts are combined in ARC Video to sustain high performance at very low power consumption. For example, it is able to decode standard TV resolution H.264, VC-1, MPEG-2 or MPEG-4 video streams (2 Mbps, 30 fps) when running at only 166 MHz. At that frequency, a design implemented in 90nm silicon processes will consume as little as 45 mW.

5. N.P. Topham, ARC's SIMD Extensions for Multimedia Applications, Fall Processor Forum, San Jose and Tokyo 2005. 6. N.P. Topham, Low Power Challenges in High Performance Media Processors, Fall Processor Forum, (invited seminar) San Jose 2006.

Scalable Multi-core **Media Processing**

7. N.P. Topham, Introducing the ARC[®] VRaptor[™] Media Architecture, Fall Processor Forum, San Jose and Tokyo

JIT-translation for High Speed CPU Simulation

The ICSA micro-architecture research team have developed one of the worlds fastest CPU functional simulators. This uses a patentpending¹ dynamic JIT translation mechanism to achieve simulation speeds up to 322 million instructions per second on a 3 GHz host².

For typical embedded RISC processors, with CPI of 1.3, this represents an effective simulated clock rate of over 400 MHz.

This technology could be deployed commercially, across a wide range of different embedded CPU architectures. Licensing discussions are currently in progress.





- H.264 D1 30fps at 160 MHz • 40 mW power consumption

ulator Execution Rate	
Hz Interp MBP 2.16GHz 3GHz Interp Xeon 5160 3GHz	
	2. Measured on a Dell PE1950, Intel Xeon 5160 CPU 2.99GHz, 4 MB L2 cache, 4GB memory.
10 15 20 Dhrystone iterations	
tent application no. 0621711.1	. filed 1 st November 2006.

